{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T11:10:09Z","timestamp":1738926609388,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_3","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T15:58:14Z","timestamp":1233417494000},"page":"21-30","source":"Crossref","is-referenced-by-count":1,"title":["Improving the Power-Delay Performance in Subthreshold Source-Coupled Logic Circuits"],"prefix":"10.1007","author":[{"given":"Armin","family":"Tajalli","sequence":"first","affiliation":[]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[]},{"given":"Elizabeth J.","family":"Brauer","sequence":"additional","affiliation":[]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"3_CR1","volume-title":"Low-Power Electronics Design","author":"E. Vittoz","year":"2005","unstructured":"Vittoz, E.: Weak Inversion for Ultimate Low-Power Logic. In: Piguet, C. (ed.) Low-Power Electronics Design. CRC Press, Boca Raton (2005)"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Gielen, G.: Ultra-low-power sensor networks in nanometer CMOS. In: Int. Symp. on Sig., Circ. and Sys. (ISSCC), vol.\u00a01, pp. 1\u20132 (2007)","DOI":"10.1109\/ISSCS.2007.4292635"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Warneke, B.A., Pister, K.S.J.: An ultra-low energy microcontroller for smart dust wireless sensor networks. In: IEEE Int. Solid State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 316\u2013317 (February 2004)","DOI":"10.1109\/ISSCC.2004.1332721"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Horowitz, M., et al.: Low-power digital design. In: IEEE Int. Symp. Low Power Electron. Design, pp. 8\u201311 (1994)","DOI":"10.1109\/LPE.1994.573184"},{"issue":"11","key":"3_CR5","doi-asserted-by":"publisher","first-page":"1297","DOI":"10.1109\/82.885136","volume":"47","author":"D. Suvakovic","year":"2000","unstructured":"Suvakovic, D., Salama, C.A.T.: A low V t CMOS implantation of an LPLV digital filter core for portable audio applications. IEEE Trans. on Circ. and Syst.-II: Analog and Digital Sig. Processing\u00a047(11), 1297\u20131300 (2000)","journal-title":"IEEE Trans. on Circ. and Syst.-II: Analog and Digital Sig. Processing"},{"issue":"12","key":"3_CR6","doi-asserted-by":"publisher","first-page":"2446","DOI":"10.1109\/JSSC.2004.837027","volume":"39","author":"L.S. Wong","year":"2004","unstructured":"Wong, L.S., et al.: A very low-power CMOS mixed-signal IC for implantable pacemaker applications. IEEE J. Solid-State Circuits\u00a039(12), 2446\u20132456 (2004)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"3_CR7","doi-asserted-by":"publisher","first-page":"1778","DOI":"10.1109\/JSSC.2005.852162","volume":"40","author":"B.H. Calhoun","year":"2005","unstructured":"Calhoun, B.H., Wang, A., Chandrakasan, A.: Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE J. Solid-State Circuits\u00a040(9), 1778\u20131786 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"3_CR8","doi-asserted-by":"publisher","first-page":"238","DOI":"10.1109\/JSSC.2005.859886","volume":"41","author":"B.H. Calhoun","year":"2006","unstructured":"Calhoun, B.H., Chandrakasan, A.: Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering. IEEE J. Solid-State Circuits\u00a041(1), 238\u2013245 (2006)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"3_CR9","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1109\/JSSC.2003.821774","volume":"39","author":"R. Amirtharajah","year":"2004","unstructured":"Amirtharajah, R., Chandrakasan, A.: A micropower programmable DSP using approximate signal processing based on distributed arithmetic. IEEE J. Solid-State Circuits\u00a039(2), 337\u2013347 (2004)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"3_CR10","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/92.920822","volume":"9","author":"H. Soeleman","year":"2001","unstructured":"Soeleman, H., Roy, K., Paul, B.C.: Robust subthreshold logic for ultra-low power operation. IEEE Trans. Very Large Scale Integ. (VLSI) Syst.\u00a09(1), 90\u201399 (2001)","journal-title":"IEEE Trans. Very Large Scale Integ. (VLSI) Syst."},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Badel, S., Leblebici, Y.: Breaking the power-delay tradeoff: design of low-power high-speed MOS current-mode logic circuits operating with reduced supply voltage. In: Proc. IEEE Int. Symp. on Circ. and Syst. (ISCAS), pp. 1871\u20131874 (May 2007)","DOI":"10.1109\/ISCAS.2007.378280"},{"issue":"10","key":"3_CR12","doi-asserted-by":"publisher","first-page":"2235","DOI":"10.1109\/JSSC.2007.905234","volume":"42","author":"A. Tajalli","year":"2007","unstructured":"Tajalli, A., Muller, P., Leblebici, Y.: A power-efficient clock and data recovery circuit in 0.18\u00a0\u03bcm CMOS technology for multi-channel short-haul optical data communication. IEEE J. of Solid-State Circuits\u00a042(10), 2235\u20132244 (2007)","journal-title":"IEEE J. of Solid-State Circuits"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Tajalli, A., Vittoz, E., Leblebici, Y., Brauer, E.J.: Ultra low power subthreshold MOS current mode logic circuits using a novel load device concept. In: Proc. of Eur. Solid-State Cir. Conf. (ESSCIRC), Munich, Germany, pp. 281\u2013284 (September 2007)","DOI":"10.1109\/ESSCIRC.2007.4430304"},{"issue":"7","key":"3_CR14","doi-asserted-by":"publisher","first-page":"1699","DOI":"10.1109\/JSSC.2008.922709","volume":"43","author":"A. Tajalli","year":"2008","unstructured":"Tajalli, A., Brauer, E.J., Leblebici, Y., Vittoz, E.: Sub-threshold source-coupled logic circuit design for ultra low power applications. IEEE J. of Solid-State Circuits\u00a043(7), 1699\u20131710 (2008)","journal-title":"IEEE J. of Solid-State Circuits"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T10:04:08Z","timestamp":1738922648000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}