{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:20:58Z","timestamp":1725524458140},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_30","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"297-306","source":"Crossref","is-referenced-by-count":0,"title":["Energy Efficient Coarse-Grain Reconfigurable Array for Accelerating Digital Signal Processing"],"prefix":"10.1007","author":[{"given":"Marco","family":"Lanuzza","sequence":"first","affiliation":[]},{"given":"Stefania","family":"Perri","sequence":"additional","affiliation":[]},{"given":"Pasquale","family":"Corsonello","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Margala","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"30_CR1","doi-asserted-by":"crossref","unstructured":"Hartenstein, R.: A Decade of Reconfigurable Computing: a Visionary Retrospective. In: Proc. of Design, Automation and Test in Europe, pp. 642\u2013649 (2001)","DOI":"10.1109\/DATE.2001.915091"},{"key":"30_CR2","unstructured":"Xilinx Virtex-4 User Guide, \n                    \n                      http:\/\/www.xilinx.com"},{"key":"30_CR3","doi-asserted-by":"crossref","unstructured":"Lanuzza, M., Perri, S., Corsonello, P., Margala, M.: A New Reconfigurable Coarse-Grain Architecture for Multimedia Applications. In: Proc. of NASA\/ESA Conference on Adaptive Hardware and Systems, Edinburgh, Scotland, United Kingdom, August 5-8, pp. 119\u2013126 (2007)","DOI":"10.1109\/AHS.2007.10"},{"key":"30_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"159","DOI":"10.1007\/978-3-540-73625-7_18","volume-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation","author":"M. Lanuzza","year":"2007","unstructured":"Lanuzza, M., Perri, S., Corsonello, P.: MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing. In: Vassiliadis, S., Berekovi\u0107, M., H\u00e4m\u00e4l\u00e4inen, T.D. (eds.) SAMOS 2007. LNCS, vol.\u00a04599, pp. 159\u2013168. Springer, Heidelberg (2007)"},{"key":"30_CR5","doi-asserted-by":"crossref","unstructured":"Galanis, M.D., Theodoridis, G., Tragoudas, S., Soudris, D., Goutis, C.E.: Accelerating DSP applications on a mixed granularity platform with a new reconfigurable coarse-grain data-path. In: Poc. of IEEE Field-Programmable Custom Computing Machines, April 20-23, pp. 275\u2013276 (2004)","DOI":"10.1109\/FCCM.2004.11"},{"issue":"5","key":"30_CR6","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"2000","unstructured":"Singh, H., Lee, M.-H., Lu, G., Kurdahi, F.J., Bagherzadeh, N., Filho, C.: MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers\u00a049(5), 465\u2013481 (2000)","journal-title":"IEEE Transactions on Computers"},{"key":"30_CR7","doi-asserted-by":"crossref","unstructured":"Miyamori, T., Olukotun, K.: A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications. In: Proc. of the IEEE Symp. On FPGAs for Custom-Computing Machines (FCCM), USA, pp. 2\u201311 (April 1998)","DOI":"10.1109\/FPGA.1998.707876"},{"key":"30_CR8","doi-asserted-by":"crossref","unstructured":"Mirsky, E., DeHon, A.: MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources. In: Proc. of the IEEE Symp. on FPGAs for Custom-Computing Machines (FCCM), Napa, California, USA, April 17-19, pp. 157\u2013166 (1996)","DOI":"10.1109\/FPGA.1996.564808"},{"key":"30_CR9","doi-asserted-by":"crossref","unstructured":"Herz, M., Hartenstein, R., Miranda, M., Brockmeyer, E., Catthoor, F.: Memory addressing organization for stream-based reconfigurable computing. In: Proc. Of International Conference on, Electronics, Circuits and Systems, pp. 813\u2013817 (2002)","DOI":"10.1109\/ICECS.2002.1046298"},{"issue":"11","key":"30_CR10","doi-asserted-by":"publisher","first-page":"1436","DOI":"10.1109\/TC.2004.98","volume":"53","author":"C. Ebeling","year":"2004","unstructured":"Ebeling, C., Fisher, C., Guanbin, X., Manyuan, S., Liu, H.: Implementing an OFDM receiver on the RaPiD reconfigurable architecture. IEEE Transactions on Computers\u00a053(11), 1436\u20131448 (2004)","journal-title":"IEEE Transactions on Computers"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,4]],"date-time":"2019-03-04T22:52:56Z","timestamp":1551739976000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}