{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:05:41Z","timestamp":1759147541047},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_31","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T15:58:14Z","timestamp":1233417494000},"page":"307-317","source":"Crossref","is-referenced-by-count":13,"title":["Power-Efficient Reconfiguration Control in Coarse-Grained Dynamically Reconfigurable Architectures"],"prefix":"10.1007","author":[{"given":"Dmitrij","family":"Kissler","sequence":"first","affiliation":[]},{"given":"Andreas","family":"Strawetz","sequence":"additional","affiliation":[]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"31_CR1","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1145\/1165573.1165646","volume-title":"Proceedings of the 2006 International Symposium on Low Power Electronics and Design (ISLPED)","author":"Y. Kim","year":"2006","unstructured":"Kim, Y., Park, I., Choi, K., Paek, Y.: Power-conscious Configuration Cache Structure and Code Mapping for Coarse-grained Reconfigurable Architecture. In: Proceedings of the 2006 International Symposium on Low Power Electronics and Design (ISLPED), pp. 310\u2013315. ACM, New York (2006)"},{"key":"31_CR2","first-page":"562","volume-title":"Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)","author":"L. Smit","year":"2007","unstructured":"Smit, L., Rauwerda, G., Molderink, A., Wolkotte, P., Smit, G.: Implementation of a 2-D 8x8 IDCT on the Reconfigurable Montium Core. In: Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL), Amsterdam, Netherlands, pp. 562\u2013566. IEEE, Los Alamitos (2007)"},{"key":"31_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-540-71431-6_1","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"F. Bouwens","year":"2007","unstructured":"Bouwens, F., Berekovic, M., Kanstein, A., Gaydadjiev, G.: Architectural Exploration of the ADRES Coarse-Grained Reconfigurable Array. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARCS 2007. LNCS, vol.\u00a04419, pp. 1\u201313. Springer, Heidelberg (2007)"},{"key":"31_CR4","unstructured":"Greenhalgh, P.: Power Management Techniques for Soft IP. In: Online Proceedings of the Synopsys Users Group European Conference, p. 12 (2004)"},{"key":"31_CR5","first-page":"732","volume":"00","author":"R. Patel","year":"1998","unstructured":"Patel, R., Rajgopal, S., Singh, D., Baez, F., Mehta, G., Tiwari, V.: Reducing Power in High-Performance Microprocessors. DAC\u00a000, 732\u2013737 (1998)","journal-title":"DAC"},{"issue":"3","key":"31_CR6","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1093\/ietele\/e89-c.3.287","volume":"89-C","author":"T. Yamada","year":"2006","unstructured":"Yamada, T., Abe, M., Nitta, Y., Ogura, K., Kusaoke, M., Ishikawa, M., Ozawa, M., Takada, K., Arakawa, F., Nishii, O., Hattori, T.: Reducing Consuming Clock Power Optimization of a 90 nm Embedded Processor Core. IEICE Transactions\u00a089-C(3), 287\u2013294 (2006)","journal-title":"IEICE Transactions"},{"key":"31_CR7","doi-asserted-by":"publisher","DOI":"10.1007\/b101914","volume-title":"Power Aware Design Methodologies","author":"M. Pedram","year":"2002","unstructured":"Pedram, M., Rabaey, J.: Power Aware Design Methodologies. Kluwer Academic Publishers, Norwell (2002)"},{"key":"31_CR8","first-page":"105","volume-title":"Proceedings of the IEEE International Conference on Field Programmable Technology (FPT)","author":"D. Kissler","year":"2006","unstructured":"Kissler, D., Hannig, F., Kupriyanov, A., Teich, J.: A Highly Parameterizable Parallel Processor Array Architecture. In: Proceedings of the IEEE International Conference on Field Programmable Technology (FPT), Bangkok, Thailand, pp. 105\u2013112. IEEE, Los Alamitos (2006)"},{"key":"31_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1007\/978-3-540-71270-1_20","volume-title":"Architecture of Computing Systems - ARCS 2007","author":"A. Kupriyanov","year":"2007","unstructured":"Kupriyanov, A., Hannig, F., Kissler, D., Teich, J., Lallet, J., Sentieys, O., Pillement, S.: Modeling of interconnection networks in massively parallel processor architectures. In: Lukowicz, P., Thiele, L., Tr\u00f6ster, G. (eds.) ARCS 2007. LNCS, vol.\u00a04415, pp. 268\u2013282. Springer, Heidelberg (2007)"},{"key":"31_CR10","unstructured":"Synopsys, Inc.: RTL Synthesis. Online (2008)"},{"key":"31_CR11","unstructured":"Cadence Design Systems, Inc.: SoC Encounter. Online (2008)"},{"key":"31_CR12","unstructured":"Mentor Graphics: ModelSim 5.8e. Online (2008)"},{"key":"31_CR13","unstructured":"Advanced RISC Machines: ARM946E-S. Online (2008)"},{"key":"31_CR14","unstructured":"ARC International: ARC EP20 Core. Online (2008)"},{"key":"31_CR15","unstructured":"Silicon Hive: HiveFlex CSP2000 Series, Communication Signal Processor. Online (2008)"},{"key":"31_CR16","unstructured":"Texas Instrumets: Data sheet: TMS320C6454 Fixed-Point Digital Signal Processor (Rev. D). Online (2008)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,5]],"date-time":"2019-03-05T02:47:30Z","timestamp":1551754050000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}