{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:21:05Z","timestamp":1725524465315},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_32","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"318-327","source":"Crossref","is-referenced-by-count":0,"title":["Settling-Optimization-Based Design Approach for Three-Stage Nested-Miller Amplifiers"],"prefix":"10.1007","author":[{"given":"Andrea","family":"Pugliese","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco A.","family":"Amoroso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregorio","family":"Cappuccino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Cocorullo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"32_CR1","doi-asserted-by":"publisher","first-page":"2688","DOI":"10.1109\/JSSC.2007.908760","volume":"42","author":"S.-C. Lee","year":"2007","unstructured":"Lee, S.-C., Jeon, Y.-D., Kwon, J.-K., Kim, J.: A 10-bit 205-MS\/s 1.0-mm2 90-nm CMOS Pipeline ADC for Flat Panel Display Applications. IEEE J. of Solid-State Circ.\u00a042, 2688\u20132695 (2007)","journal-title":"IEEE J. of Solid-State Circ."},{"key":"32_CR2","doi-asserted-by":"publisher","first-page":"2074","DOI":"10.1109\/JSSC.2004.835811","volume":"39","author":"X. Peng","year":"2004","unstructured":"Peng, X., Sansen, W.: AC boosting compensation scheme for low-power multistage amplifiers. IEEE J. of Solid-State Circ.\u00a039, 2074\u20132077 (2004)","journal-title":"IEEE J. of Solid-State Circ."},{"key":"32_CR3","doi-asserted-by":"publisher","first-page":"1709","DOI":"10.1109\/4.173096","volume":"27","author":"R.G.H. Eschauzier","year":"1992","unstructured":"Eschauzier, R.G.H., Huiising, J.H.: A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation. IEEE J. of Solid-State Circ.\u00a027, 1709\u20131716 (1992)","journal-title":"IEEE J. of Solid-State Circ."},{"key":"32_CR4","doi-asserted-by":"publisher","first-page":"221","DOI":"10.1109\/4.823447","volume":"35","author":"K.N. Leung","year":"2000","unstructured":"Leung, K.N., Mok, P.K.T., Ki, W.H., Sin, J.K.O.: Three-stage large capacitive load amplifier with damping-factor-control frequency compensation. IEEE J. of Solid-State Circ.\u00a035, 221\u2013230 (2000)","journal-title":"IEEE J. of Solid-State Circ."},{"key":"32_CR5","doi-asserted-by":"publisher","first-page":"2000","DOI":"10.1109\/4.643658","volume":"32","author":"F. You","year":"1997","unstructured":"You, F., Embabi, S., Sanchez-Sinencio, E.: Multistage amplifier topologies with nested Gm-C compensation. IEEE J. of Solid-State Circ.\u00a032, 2000\u20132011 (1997)","journal-title":"IEEE J. of Solid-State Circ."},{"key":"32_CR6","doi-asserted-by":"publisher","first-page":"1735","DOI":"10.1109\/JSSC.2003.817598","volume":"38","author":"X. Fan","year":"2003","unstructured":"Fan, X., Mishra, C., Sanchez-Sinencio, E.: Single Miller capacitor frequency compensation technique for low-power multistage amplifiers. IEEE J. of Solid-State Circ.\u00a038, 1735\u20131738 (2003)","journal-title":"IEEE J. of Solid-State Circ."},{"key":"32_CR7","doi-asserted-by":"publisher","first-page":"1044","DOI":"10.1109\/TCSII.2006.882231","volume":"53","author":"A.D. Grasso","year":"2006","unstructured":"Grasso, A.D., Palumbo, G., Pennisi, S.: Three-stage CMOS OTA for large capacitive loads with efficient frequency compensation scheme. IEEE Trans. Circuits Syst. II: Exp. Briefs\u00a053, 1044\u20131048 (2006)","journal-title":"IEEE Trans. Circuits Syst. II: Exp. Briefs"},{"key":"32_CR8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2375-5","volume-title":"Frequency Compensation Techniques for Low-Power Operational Amplifier","author":"R.G.H. Eschauzier","year":"1995","unstructured":"Eschauzier, R.G.H., Huiising, J.H.: Frequency Compensation Techniques for Low-Power Operational Amplifier. Kluwer, Boston (1995)"},{"key":"32_CR9","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1002\/cta.397","volume":"36","author":"A.D. Grasso","year":"2008","unstructured":"Grasso, A.D., Mita, R., Palumbo, G., Pennisi, S.: Analytical Comparison of Frequency Compensation Techniques in Three-Stage Amplifiers. Inter. J. of Circ. Theory and Appl.\u00a036, 53\u201380 (2008)","journal-title":"Inter. J. of Circ. Theory and Appl."},{"key":"32_CR10","doi-asserted-by":"publisher","first-page":"933","DOI":"10.1109\/TCSI.2007.895520","volume":"54","author":"S.O. Cannizzaro","year":"2007","unstructured":"Cannizzaro, S.O., Grasso, A.D., Mita, R., Palumbo, G., Pennisi, S.: Design procedures for three-stage CMOS OTAs with nested-Miller compensation. IEEE Trans. Circuits Syst. I: Regul. Papers\u00a054, 933\u2013940 (2007)","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Papers"},{"key":"32_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCSII.2007.906086","volume":"55","author":"A. Pugliese","year":"2008","unstructured":"Pugliese, A., Cappuccino, G., Cocorullo, G.: Design Procedure for Settling Time Minimization in Three-Stage Nested-Miller Amplifiers. IEEE Trans. Circuits Syst. II: Exp. Briefs\u00a055, 1\u20135 (2008)","journal-title":"IEEE Trans. Circuits Syst. II: Exp. Briefs"},{"key":"32_CR12","doi-asserted-by":"publisher","first-page":"326","DOI":"10.1109\/31.52726","volume":"37","author":"H.C. Yang","year":"1990","unstructured":"Yang, H.C., Allstot, D.J.: Considerations for fast settling operational amplifiers. IEEE Trans. on Circ. and Syst.\u00a037, 326\u2013334 (1990)","journal-title":"IEEE Trans. on Circ. and Syst."},{"key":"32_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1007\/978-3-540-74442-9_11","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"A. Pugliese","year":"2007","unstructured":"Pugliese, A., Cappuccino, G., Cocorullo, G.: Settling time minimization of operational amplifiers. In: Az\u00e9mard, N., Svensson, L. (eds.) PATMOS 2007. LNCS, vol.\u00a04644, pp. 107\u2013116. Springer, Heidelberg (2007)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_32","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,4]],"date-time":"2019-03-04T22:17:50Z","timestamp":1551737870000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_32","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}