{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:20:56Z","timestamp":1725524456152},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_33","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"328-337","source":"Crossref","is-referenced-by-count":0,"title":["Ultra Low Voltage High Speed Differential CMOS Inverter"],"prefix":"10.1007","author":[{"given":"Omid","family":"Mirmotahari","sequence":"first","affiliation":[]},{"given":"Yngvar","family":"Berg","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"33_CR1","first-page":"847","volume":"55","author":"N. Verma","year":"1995","unstructured":"Verma, N., Kwong, J., Chandrakasan, A.: Nanometer mosfet variation in minimum energy subthreshold circuits. IEEE Transactions on Electron Devices\u00a055(1), 847\u2013854 (1995)","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"4","key":"33_CR2","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A.P. Chandrakasan","year":"1992","unstructured":"Chandrakasan, A.P., Sheng, S., Brodersen, R.W.: Low-power CMOS digital design. IEEE Journal of Solid-State Circuits\u00a027(4), 473\u2013484 (1992)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"33_CR3","unstructured":"Burr, J.B., Peterson, A.M.: Ultra low power CMOS technology. In: NASA VLSI Design Symposium, pp. 4.2.1 \u2013 4.2.13 (1991)"},{"key":"33_CR4","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/ISSCC.1994.344717","volume-title":"International Solid-State Circuits Conference (ISSCC)","author":"J.B. Burr","year":"1994","unstructured":"Burr, J.B., Shott, J.: A 200mV self-testing encoder\/decoder using stanford ultra low-power CMOS. In: International Solid-State Circuits Conference (ISSCC), pp. 84\u201385. IEEE, Los Alamitos (1994)"},{"key":"33_CR5","first-page":"3","volume-title":"International Symposium on Low Power Electronics and Design","author":"K. Usami","year":"1995","unstructured":"Usami, K., Horowitz, M.: Clustered voltage scaling technique for low-power design. In: International Symposium on Low Power Electronics and Design, pp. 3\u20138. IEEE, Los Alamitos (1995)"},{"issue":"7","key":"33_CR6","doi-asserted-by":"publisher","first-page":"930","DOI":"10.1109\/82.775389","volume":"46","author":"Y. Berg","year":"1999","unstructured":"Berg, Y., Wisland, D.T., Lande, T.S.: Ultra low-voltage\/low-power digital floating-gate circuits. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing\u00a046(7), 930\u2013936 (1999)","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"key":"33_CR7","first-page":"818","volume-title":"International Conference on Electronics, Circuits and Systems (ICECS)","author":"Y. Berg","year":"2006","unstructured":"Berg, Y., Mirmotahari, O., Norseng, P.A., Aunet, S.: Ultra low voltage CMOS gate. In: International Conference on Electronics, Circuits and Systems (ICECS), pp. 818\u2013821. IEEE, Los Alamitos (2006)"},{"key":"33_CR8","first-page":"1","volume-title":"PATMOS","author":"O. Mirmotahari","year":"2008","unstructured":"Mirmotahari, O., Berg, Y.: Digital ultra low voltage high speed logic. In: PATMOS, pp. 1\u20131. IEEE, Los Alamitos (submitted, 2008)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_33","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,4]],"date-time":"2019-03-04T22:49:53Z","timestamp":1551739793000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_33","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}