{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T16:24:46Z","timestamp":1759335886835,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":33,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_35","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T15:58:14Z","timestamp":1233417494000},"page":"348-358","source":"Crossref","is-referenced-by-count":4,"title":["Automated Synchronous-to-Asynchronous Circuits Conversion: A Survey"],"prefix":"10.1007","author":[{"given":"Martin","family":"Simlastik","sequence":"first","affiliation":[]},{"given":"Viera","family":"Stopjakova","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"35_CR1","doi-asserted-by":"crossref","unstructured":"Kol, R., Ginosar, R.: A Doubly-Latched Asynchronous Pipeline. In: Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD 1997), Austin, TX, USA, 12-15 October 1997, pp. 706\u2013711 (1997)","DOI":"10.1109\/ICCD.1997.628942"},{"key":"35_CR2","doi-asserted-by":"crossref","unstructured":"Kol, R., Ginosar, R., Samuel, G.: Statechart Methodology for the Design, Validation, and Synthesis of Large Scale Asynchronous Systems. In: Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems 1996 (ASYNC 1996), Fukushima, Japan, 18-21 March 1996, pp. 164\u2013174 (1996)","DOI":"10.1109\/ASYNC.1996.494448"},{"key":"35_CR3","volume-title":"VHDL","author":"D. Perry","year":"1994","unstructured":"Perry, D.: VHDL, 2nd edn. McGraw-Hill, New York (1994)","edition":"2"},{"key":"35_CR4","doi-asserted-by":"crossref","unstructured":"Branover, A., Kol, R., Ginosar, R.: Asynchronous Design By Conversion: Converting Synchronous Circuits into Asynchronous Ones. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition 2004 (DATE 2004), 16-20 February 2004, vol.\u00a02, pp. 870\u2013875 (2004)","DOI":"10.1109\/DATE.2004.1268996"},{"key":"35_CR5","unstructured":"Cortadella, J., Kondratyev, A., Lavagno, L., Sotiriou, C.: A concurrent model for de-synchronization. In: Proceedings of International Workshop on Logic Synthesis, Laguna Beach, CA, pp. 294\u2013301 (2003)"},{"key":"35_CR6","doi-asserted-by":"crossref","unstructured":"Cortadella, J., Kondratyev, A., Lavagno, L., Lwin, K., Sotiriou, C.: From synchronous to asynchronous: An automatic approach. In: Proceedings of DATE, Paris, France, vol.\u00a02, pp. 1368\u20131369 (2004)","DOI":"10.1109\/DATE.2004.1269092"},{"key":"35_CR7","doi-asserted-by":"crossref","unstructured":"Blunno, I., Cortadella, J., Kondratyev, A., Lavagno, L., Lwin, K., Sotiriou, C.: Handshake protocols for de-synchronization. In: Proceedings of International Symposium on Advanced Research Asynchronous Circuits Systems, Crete, Greece, pp. 149\u2013158 (2004)","DOI":"10.1109\/ASYNC.2004.1299296"},{"issue":"10","key":"35_CR8","doi-asserted-by":"publisher","first-page":"1904","DOI":"10.1109\/TCAD.2005.860958","volume":"25","author":"J. Cortadella","year":"2006","unstructured":"Cortadella, J., Kondratyev, A., Lavagno, L., Sotiriou, C.: Desynchronization: Synthesis of Asynchronous Circuits from Synchronous Specifications. IEEE Transactions on CAD of Integrated Circuits and Systems\u00a025(10), 1904\u20131921 (2006)","journal-title":"IEEE Transactions on CAD of Integrated Circuits and Systems"},{"key":"35_CR9","doi-asserted-by":"crossref","unstructured":"Andrikos, N., Lavagno, L., Pandini, D., Sotiriou, C.P.: A Fully-Automated Desynchronization Flow for Synchronous Circuits. In: Proceedings of the 44th ACM\/IEEE Design Automation Conference (DAC) 2007, San Diego, CA, USA, 4-8 June 2007, pp. 982\u2013985 (2007)","DOI":"10.1109\/DAC.2007.375308"},{"key":"35_CR10","doi-asserted-by":"crossref","unstructured":"Necchi, L., Lavagno, L., Pandini, D., Vanzago, L.: An ultralow energy asynchronous processor for Wireless Sensor Networks. In: Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2006), p. 78 (March 2006)","DOI":"10.1109\/ASYNC.2006.9"},{"key":"35_CR11","doi-asserted-by":"crossref","unstructured":"Varshavsky, V., Marakhovsky, V., Chu, T.A.: Logical timing (global synchronization of asynchronous arrays). In: Proceedings of the 1st International Symposium on Parallel Algorithm\/Architecture Synthesis, Aizu-Wakamatsu, Japan, pp. 130\u2013138 (March 1995)","DOI":"10.1109\/AISPAS.1995.401346"},{"key":"35_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"162","DOI":"10.1007\/3-540-48320-9_13","volume-title":"CONCUR\u201999. Concurrency Theory","author":"A. Benveniste","year":"1999","unstructured":"Benveniste, A., Caillaud, B., Guernic, P.L.: From synchrony to asynchrony. In: Baeten, J.C.M., Mauw, S. (eds.) CONCUR 1999. LNCS, vol.\u00a01664, pp. 162\u2013177. Springer, Heidelberg (1999)"},{"key":"35_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1007\/978-3-540-45212-6_4","volume-title":"Embedded Software","author":"A. Benveniste","year":"2003","unstructured":"Benveniste, A., Carloni, L., Caspi, P., Sangiovanni-Vincentelli, A.: Heterogeneous reactive systems modeling and correct-by-construction deployment. In: Alur, R., Lee, I. (eds.) EMSOFT 2003. LNCS, vol.\u00a02855, pp. 35\u201350. Springer, Heidelberg (2003)"},{"key":"35_CR14","doi-asserted-by":"crossref","unstructured":"\u0160imla\u0161t\u00edk, M., et al.: Clockless Implementation of LEON2 for Low-Power Applications. In: Proceedings of the 10th IEEE Workshop DDECS 2007, Krak\u00f3w, Poland, April 11-13 (2007)","DOI":"10.1109\/DDECS.2007.4295283"},{"key":"35_CR15","unstructured":"\u0160imla\u0161t\u00edk, M., et al.: De-synchronized LEON2 Integer Unit. In: Proceedings of the 6th Electronic Circuits and Systems Conference, Bratislava, Slovakia, September 6-7 (2007)"},{"key":"35_CR16","unstructured":"Elastix Corp., http:\/\/www.elastix-corp.com"},{"key":"35_CR17","unstructured":"Nanochronous Logic, http:\/\/www.nanochronous.com"},{"key":"35_CR18","unstructured":"Smirnov, A., Taubin, A.: Weaver Asynchronous (Self-Timed) Micropipeline Synthesis Flow, http:\/\/eda.bu.edu\/weaver\/about\/"},{"key":"35_CR19","doi-asserted-by":"crossref","unstructured":"Sutherland, I.: Micropipelines. Communications of the ACM, 720\u2013738 (June 1989)","DOI":"10.1145\/63526.63532"},{"key":"35_CR20","unstructured":"Fant, K.M., Brandt, S.A.: Null Convention Logic, Theseus Research, Inc. (2002), http:\/\/www.theseusresearch.com\/Downloads\/NCL.PDF"},{"key":"35_CR21","doi-asserted-by":"crossref","unstructured":"Sobelman, G.E., Fant, K.M.: CMOS Circuit Design of Threshold Gates with Hysteresis. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 1998), Monterey, CA, USA, 31 May-3 June 1998, vol.\u00a02, pp. 61\u201364 (1998)","DOI":"10.1109\/ISCAS.1998.706841"},{"key":"35_CR22","doi-asserted-by":"crossref","unstructured":"Ligthart, M., Fant, K., Smith, R., Taubin, A., Kondratyev, A.: Asynchronous design using commercial hdl synthesis tools. In: Proceedings of International Symposium on Advanced Research Asynchronous Circuits Systems, Eilat, Israel, pp. 114\u2013125 (April 2000)","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"35_CR23","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3","volume-title":"Principles of Asynchronous Circuit Design: A Systems Perspective","author":"J. Spars\u00f8","year":"2001","unstructured":"Spars\u00f8, J., Furber, S.: Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, Dordrecht (2001)"},{"key":"35_CR24","unstructured":"ITRS: International Technology Roadmap for Semiconductors (1999), http:\/\/www.itrs.net\/1999_SIA_Roadmap\/Home.htm"},{"key":"35_CR25","unstructured":"Linder, D.: Phased Logic: A Design Methodology for Delay-Insensitive, Synchronous Circuitry. PhD thesis, Mississippi State University (1994)"},{"issue":"9","key":"35_CR26","doi-asserted-by":"publisher","first-page":"1031","DOI":"10.1109\/12.537126","volume":"45","author":"D.H. Linder","year":"1996","unstructured":"Linder, D.H., Harden, J.C.: Phased logic: Supporting the synchronous design paradigm with delay-insensitive circuitry. IEEE Transactions on Computers\u00a045(9), 1031\u20131044 (1996)","journal-title":"IEEE Transactions on Computers"},{"key":"35_CR27","first-page":"55","volume-title":"Proceedings of the 1991 University of California\/Santa Cruz conference on Advanced research in VLSI","author":"M. Dean","year":"1991","unstructured":"Dean, M., Williams, T., Dill, D.: Efficient Self-Timing, with Level-Encoded 2-Phase Dual-Rail (LEDR). In: Proceedings of the 1991 University of California\/Santa Cruz conference on Advanced research in VLSI, pp. 55\u201370. MIT Press, Cambridge (1991)"},{"issue":"2","key":"35_CR28","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1109\/12.123391","volume":"41","author":"A. McAuley","year":"1992","unstructured":"McAuley, A.: Four State Asynchronous Architectures. IEEE Transactions on Computers\u00a041(2), 129\u2013142 (1992)","journal-title":"IEEE Transactions on Computers"},{"issue":"4","key":"35_CR29","doi-asserted-by":"publisher","first-page":"532","DOI":"10.1109\/TCAD.2005.844084","volume":"24","author":"R. Reese","year":"2005","unstructured":"Reese, R., Thornton, M., Traver, C., Hemmendinger, D.: Early Evaluation for Performance Enhancement in Phased Logic. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems\u00a024(4), 532\u2013550 (2005)","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"key":"35_CR30","doi-asserted-by":"crossref","unstructured":"Thornton, M., Fazel, K., Reese, R., Traver, C.: Genereralized Early Evaluation in Self-Timed Circuits. In: Proceedings of DATE 2002, Paris, France, pp. 255\u2013259, March 4-8 (2002)","DOI":"10.1109\/DATE.2002.998281"},{"key":"35_CR31","doi-asserted-by":"crossref","unstructured":"Reese, R., Thornton, M., Traver, C.: A Coarse-grained Phased Logic CPU. In: Proceedings of the 9th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2003), Vancouver, BC, Canada, pp. 2\u201313 (May 2003)","DOI":"10.1109\/ASYNC.2003.1199161"},{"key":"35_CR32","doi-asserted-by":"crossref","unstructured":"Reese, R., Thornton, M., Traver, C.: A Fine-grained Phased Logic CPU. In: IEEE Computer Society\u2019s Annual Symposium on VLSI (ISVLSI 2003), Tampa, Florida, pp. 70\u201379 (February 2003)","DOI":"10.1109\/ISVLSI.2003.1183355"},{"issue":"1","key":"35_CR33","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1561\/1000000006","volume":"2","author":"A. Taubin","year":"2007","unstructured":"Taubin, A., Cortadella, J., Lavagno, L., Kondratyev, A., Peeters, A.: Design automation of real-life asynchronous devices and systems. Foundations and Trends\u00aein Electronic Design Automation\u00a02(1), 1\u2013133 (2007)","journal-title":"Foundations and Trends\u00aein Electronic Design Automation"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T10:04:40Z","timestamp":1738922680000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}