{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:20:51Z","timestamp":1725524451507},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_37","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T15:58:14Z","timestamp":1233417494000},"page":"369-378","source":"Crossref","is-referenced-by-count":1,"title":["Analytical High-Level Power Model for LUT-Based Components"],"prefix":"10.1007","author":[{"given":"Ruzica","family":"Jevtic","sequence":"first","affiliation":[]},{"given":"Carlos","family":"Carreras","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"37_CR1","doi-asserted-by":"crossref","unstructured":"Clarke, J.A., Gaffar, A.A., Constantinides, G.A., Cheung, P.Y.K.: Fast word-level power models for synthesis of FPGA-based arithmetic. In: Proc. ISCAS, pp. 1299\u20131302 (2006)","DOI":"10.1109\/ISCAS.2006.1692831"},{"key":"37_CR2","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/92.820758","volume":"8","author":"S. Gupta","year":"2000","unstructured":"Gupta, S., Najm, F.N.: Power Modeling for High Level Power Estimation. IEEE Trans. VLSI Syst.\u00a08, 18\u201329 (2000)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"37_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1007\/3-540-45716-X_2","volume-title":"Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation","author":"D. Helms","year":"2002","unstructured":"Helms, D., Schmidt, E., Schulz, A., Stammermann, A., Nebel, W.: An improved power macro-model for arithmetic datapath components. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol.\u00a02451, pp. 16\u201324. Springer, Heidelberg (2002)"},{"key":"37_CR4","doi-asserted-by":"crossref","unstructured":"Jochens, G., Kruse, L., Schmidt, E., Nebel, W.: A New Parameterizable Power Macro-Model for Datapath Components. In: DATE 1999, pp. 29\u201336 (1999)","DOI":"10.1145\/307418.307434"},{"key":"37_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1007\/978-3-540-71431-6_19","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"R. Jevtic","year":"2007","unstructured":"Jevtic, R., Carreras, C., Caffarena, G.: Switching activity models for power estimation in FPGA multipliers. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARC 2007. LNCS, vol.\u00a04419, pp. 201\u2013213. Springer, Heidelberg (2007)"},{"issue":"2","key":"37_CR6","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1109\/92.386219","volume":"3","author":"P. Landman","year":"1995","unstructured":"Landman, P., Rabaey, J.: Architectural Power Analysis: The dual bit type method. IEEE Trans. On VLSI Systems\u00a03(2), 173\u2013187 (1995)","journal-title":"IEEE Trans. On VLSI Systems"},{"issue":"7","key":"37_CR7","doi-asserted-by":"publisher","first-page":"718","DOI":"10.1109\/43.644033","volume":"16","author":"S. Ramprasad","year":"1997","unstructured":"Ramprasad, S., Shanbhag, N.R., Hajj, I.N.: Analytical Estimation of Signal Transition Activity from Word-Level Statistics. IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems\u00a016(7), 718\u2013733 (1997)","journal-title":"IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems"},{"key":"37_CR8","first-page":"46","volume-title":"Proc. of the Int. Conf. on Comp. Design","author":"L. Shang","year":"2001","unstructured":"Shang, L., Jha, N.K.: High-level Power Modeling of CPLDs and FPGAs. In: Proc. of the Int. Conf. on Comp. Design, pp. 46\u201353. IEEE Computer Society, Los Alamitos (2001)"},{"key":"37_CR9","unstructured":"Xilinx Inc., http:\/\/www.xilinx.com"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T18:23:57Z","timestamp":1558117437000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}