{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:21:17Z","timestamp":1725524477849},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_39","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"389-398","source":"Crossref","is-referenced-by-count":0,"title":["Power Dissipation Associated to Internal Effect Transitions in Static CMOS Gates"],"prefix":"10.1007","author":[{"given":"Alejandro","family":"Millan","sequence":"first","affiliation":[]},{"given":"Jorge","family":"Juan","sequence":"additional","affiliation":[]},{"given":"Manuel J.","family":"Bellido","sequence":"additional","affiliation":[]},{"given":"David","family":"Guerrero","sequence":"additional","affiliation":[]},{"given":"Paulino","family":"Ruiz-de-Clavijo","sequence":"additional","affiliation":[]},{"given":"Julian","family":"Viejo","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"39_CR1","doi-asserted-by":"crossref","unstructured":"Choi, K., Chatterjee, A.: UDSM (ultra-deep sub-micron)-aware post-layout power optimization for ultra low-power CMOS VLSI. In: Proc. ISLPED, Seoul, Korea, pp. 72\u201377 (August 2003)","DOI":"10.1145\/871506.871527"},{"key":"39_CR2","doi-asserted-by":"publisher","first-page":"851","DOI":"10.1016\/j.mejo.2006.03.008","volume":"37","author":"N. Ekekwe","year":"2006","unstructured":"Ekekwe, N., Etienne-Cummings, R.: Power dissipation sources and possible control techniques in ultra deep submicron CMOS technologies. Microelectronics Journal\u00a037, 851\u2013860 (2006)","journal-title":"Microelectronics Journal"},{"key":"39_CR3","volume-title":"Low-Power CMOS VLSI Circuit Design","author":"K. Roy","year":"2000","unstructured":"Roy, K., Prasad, S.C.: Low-Power CMOS VLSI Circuit Design. Wiley, Chichester (2000)"},{"issue":"11","key":"39_CR4","doi-asserted-by":"publisher","first-page":"1090","DOI":"10.1109\/43.736183","volume":"17","author":"S. Turgis","year":"1998","unstructured":"Turgis, S., Auvergne, D.: A novel macromodel for power estimation in CMOS structures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a017(11), 1090\u20131098 (1998)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"39_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1007\/978-3-540-30205-6_5","volume-title":"Integrated Circuit and System Design","author":"D. Helms","year":"2004","unstructured":"Helms, D., Schmidt, E., Nebel, W.: Leakage in CMOS circuits\u2013an introduction. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 17\u201335. Springer, Heidelberg (2004)"},{"key":"39_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"456","DOI":"10.1007\/11556930_47","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"I. Brzozowski","year":"2005","unstructured":"Brzozowski, I., Kos, A.: Power dissipation reduction during synthesis of two-level logic based on probability of input vectors changes. In: Paliouras, V., Vounckx, J., Verkest, D. (eds.) PATMOS 2005. LNCS, vol.\u00a03728, pp. 456\u2013465. Springer, Heidelberg (2005)"},{"key":"39_CR7","first-page":"241","volume-title":"Proc. 36th Annual Simulation Symposium (part of the Advanced Simulation Technologies Conference, ASTC)","author":"A. Millan","year":"2003","unstructured":"Millan, A., Bellido, M.J., Juan, J., Guerrero, D., Ruiz-de-Clavijo, P., Ostua, E.: Internode: Internal node logic computational model. In: Proc. 36th Annual Simulation Symposium (part of the Advanced Simulation Technologies Conference, ASTC), Orlando, Florida, USA, pp. 241\u2013248. IEEE Computer Society, Los Alamitos (2003)"},{"key":"39_CR8","unstructured":"Millan, A., Juan, J., Bellido, M.J., Ruiz-de-Clavijo, P., Guerrero, D., Ostua, E., Viejo, J.: Analysis of internal power consumption in SCMOS gates in submicronic\/nanometric technologies. In: Proc. 20th Conference on Design of Circuits and Integrated Systems (DCIS), Lisboa, Portugal (2005)"},{"key":"39_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1007\/11556930_35","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"A. Millan","year":"2005","unstructured":"Millan, A., Juan, J., Bellido, M.J., Ruiz-de-Clavijo, P., Guerrero, D., Ostua, E.: Application of internode model to global power consumption estimation in SCMOS gates. In: Paliouras, V., Vounckx, J., Verkest, D. (eds.) PATMOS 2005. LNCS, vol.\u00a03728, pp. 337\u2013347. Springer, Heidelberg (2005)"},{"key":"39_CR10","unstructured":"MOSIS: Mosis Scalable CMOS (SCMOS)\u2013Design rules. Technical Report 8.00, Metal Oxide Semiconductor Implementation Service (October 2004)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T14:24:20Z","timestamp":1558103060000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_39","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}