{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:21:19Z","timestamp":1725524479460},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_42","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"419-428","source":"Crossref","is-referenced-by-count":0,"title":["Towards Novel Approaches in Design Automation for FPGA Power Optimization"],"prefix":"10.1007","author":[{"given":"Juanjo","family":"Noguera","sequence":"first","affiliation":[]},{"given":"Robert","family":"Esser","sequence":"additional","affiliation":[]},{"given":"Katarina","family":"Paulsson","sequence":"additional","affiliation":[]},{"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"42_CR1","doi-asserted-by":"crossref","unstructured":"Paulsson, K., H\u00fcbner, M., Becker, J.: On-Line Optimization of FPGA Power- Dissipation by Exploiting Run-time Adaption of Communication Primitives. In: SBCCI 2006, Brazil (2006)","DOI":"10.1145\/1150343.1150389"},{"key":"42_CR2","doi-asserted-by":"crossref","unstructured":"Paulsson, K., Huebner, M., Becker, J.: Cost - and Power Optimized FPGA Based System Integration: Methodologies and Integration of a Low-Power Capacity- Based Measurement Application on Xilinx FPGA. In: DATE 2008, Munich, Germany (2008)","DOI":"10.1109\/DATE.2008.4484659"},{"key":"42_CR3","unstructured":"IBM; On-Chip Peripheral Bus, Architecture Specifications (2001)"},{"key":"42_CR4","doi-asserted-by":"crossref","unstructured":"Shang, L., Kaviani, S.A.S., Bathala, K.: Dynamic Power Consumption in Virtex II FPGA Family. In: Proc. of the 2002 ACM\/SIGDA 10th Int. Symp. on Field- Programmable Gate Arrays (2002)","DOI":"10.1145\/503048.503072"},{"key":"42_CR5","doi-asserted-by":"crossref","unstructured":"Ullmann, M., H\u00fcbner, M., Grimm, B., Becker, J.: An FPGA Run-Time System for Dynamical On-Demand Reconfiguration. In: Proc. of the 11th Reconfigurable Architectures Workshop (RAW\/IPDPS) (April 2004)","DOI":"10.1109\/IPDPS.2004.1303106"},{"key":"42_CR6","doi-asserted-by":"crossref","unstructured":"Paulsson, K., Auer, G., Dreschmann, M., H\u00fcbner, M., Becker, J.: Implementation of a Virtual Internal Configuration Access Port (JCAP) for Enabling Partial Self- Reconfiguration on Xilinx Spartan III FPGAs. In: FPL 2007, Amsterdam, Netherlands (2007)","DOI":"10.1109\/FPL.2007.4380671"},{"key":"42_CR7","unstructured":"Xilinx; Spartan III FPGA Family, DS099 (April 2006)"},{"key":"42_CR8","unstructured":"Xilinx; MicroBlaze Processor Reference Guide, UG086 (v6.0) (June 2006)"},{"key":"42_CR9","unstructured":"Gupta, S., Anderson, J.: Optimizing FPGA Power with ISE Design Tools. Xcell Journal, Second Quarter (2007)"},{"key":"42_CR10","doi-asserted-by":"crossref","unstructured":"Degalahal, V., Tuan, T.: Methodology for High Level Estimation of FPGA Power Consumption. In: Proc. of ASP-DAC 2005 Conference, Shanghai (January 2005)","DOI":"10.1145\/1120725.1120986"},{"key":"42_CR11","doi-asserted-by":"crossref","unstructured":"Attig, M., Brebner, G.: Systematic Characterization of Programmable Packet Processing Pipelines. In: IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006, Napa, CA, USA (2006)","DOI":"10.1109\/FCCM.2006.67"},{"key":"42_CR12","doi-asserted-by":"crossref","unstructured":"Wilton, S., Ang, S., Luk, W.: The Impact of Pipelining on Energy per Operation in Field Programmable Gate Arrays. In: Proceedings of the International Conference on Field Programmable Logic and Applications (FPL 2004) (2004)","DOI":"10.1007\/978-3-540-30117-2_73"},{"key":"42_CR13","doi-asserted-by":"crossref","unstructured":"Stitt, G., Grattan, B., Villarreal, J., Vahid, F.: Using on-chip configurable logic to reduce embedded system software energy. In: Proceedings of the IEEE Symposium on Field Programmable Custom Computing Machines (FCCM 2002) (2002)","DOI":"10.1109\/FPGA.2002.1106669"},{"key":"42_CR14","doi-asserted-by":"crossref","unstructured":"Noguera, J., Badia, R.: System-level Power-Performance Trade-Offs for Reconfigurable Computing. IEEE Transactions on Very Large Scale Integration Systems, Special issue on Hardware\/Software co-design (2006)","DOI":"10.1109\/TVLSI.2006.878343"},{"key":"42_CR15","unstructured":"Becker, H\u00fcbner, Ullmann: Power Estimation and Power Mesurement of Xilinx Virtex FPGAs: Trade-offs and Limitations. In: SBCCI 2003 (2003)"},{"key":"42_CR16","unstructured":"Cong, J., Chen, D., He, L., Li, F., Lin, Y.: Architecture and Synthesis for Power Efficient FPGAs. In: 2004 IEEE Electronic Design Process Symposium (EDPS), Monterey, California (April 2004)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_42","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T14:24:26Z","timestamp":1558103066000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_42"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_42","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}