{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:20:56Z","timestamp":1725524456538},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_44","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"439-448","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient Approach for Managing Power Consumption Hotspots Distribution on 3D FPGAs"],"prefix":"10.1007","author":[{"given":"Kostas","family":"Siozios","sequence":"first","affiliation":[]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"44_CR1","unstructured":"International Technology Roadmap for Semiconductors, http:\/\/www.intel.com\/technology\/silicon\/itroadmap.htm"},{"issue":"2","key":"44_CR2","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1145\/1059876.1059881","volume":"10","author":"K. Poon","year":"2005","unstructured":"Poon, K., Wilton, S., Yan, A.: A detailed power model for field-programmable gate arrays. ACM Transactions on Design Automation of Electronic Systems (TODAES)\u00a010(2), 279\u2013302 (2005)","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"issue":"2","key":"44_CR3","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T. Sakurai","year":"1990","unstructured":"Sakurai, T., Newton, R.: Alpha-power law mosfet model and its applications to cmos inverter delay and other formulas. IEEE Journal of Solid-State Circuits\u00a025(2), 584\u2013594 (1990)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"44_CR4","doi-asserted-by":"crossref","unstructured":"Cong, J., Wei, J., Zhang, Y.: A Thermal-Driven Floorplanning Algorithm for 3D ICs. In: IEEE\/ACM Int. Conference on Computer-Aided Design, pp. 306\u2013313 (2004)","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"44_CR5","unstructured":"Yang, S.: Logic Synthesis and Optimization Benchmarks, Version 3.0. Tech. Report, Microe-lectronics Centre of North Carolina (1991)"},{"key":"44_CR6","unstructured":"Telikepalli, A.: Designing for Power Budgets and Effective Thermal Management. In Xcell Journal\u00a0(56) (2006)"},{"key":"44_CR7","unstructured":"Thermal Management for 90-nm FPGAs. Application Note 358, Altera Corporation"},{"key":"44_CR8","doi-asserted-by":"crossref","unstructured":"Siozios, K., Sotiriadis, K., Pavlidis, V., Soudirs, D.: Exploring Alternative 3D FPGA Architectures: Design Methodology and CAD Tool Support. In: 17th Int. Conference on Field Programmable Logic and Applications, pp. 652\u2013655 (2007)","DOI":"10.1109\/FPL.2007.4380738"},{"key":"44_CR9","doi-asserted-by":"crossref","unstructured":"Ting-Yen, C., Souri, S., Chip On, C., Saraswat, K.: Thermal Analysis of Heterogeneous 3D ICs with Various Integration Scenarios. In: International Technical Electron Design Meeting, pp. 31.2.1\u201331.2.4 (2001)","DOI":"10.1109\/IEDM.2001.979599"},{"key":"44_CR10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)"},{"key":"44_CR11","doi-asserted-by":"crossref","unstructured":"Selvakkumaran, N., Karypis, G.: Multi-Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization. In: Int. Conference on Computer Aided Design, pp. 726\u2013733 (2003)","DOI":"10.21236\/ADA439577"},{"key":"44_CR12","doi-asserted-by":"crossref","unstructured":"Okamoto, T., Cong, J.: Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization. In: Int. Conference on Computer Aided Design, pp. 44\u201349 (1996)","DOI":"10.1109\/ICCAD.1996.568938"},{"issue":"6","key":"44_CR13","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/MDT.2005.150","volume":"22","author":"C. Ababei","year":"2005","unstructured":"Ababei, C., Feng, Y., Goplen, B., Hushrav Mogal Zhang, T., Bazargan, K.: Sachin Sapatnekar: Placement and Routing in 3D Integrated Circuits. IEEE Design & Test of Computers\u00a022(6), 520\u2013531 (2005)","journal-title":"IEEE Design & Test of Computers"},{"key":"44_CR14","doi-asserted-by":"crossref","unstructured":"Das, S., Chandrakasan, A., Reif, R.: Timing, Energy, and Thermal Performance of Three Dimensional Integrated Circuits. In: 14th Great Lakes symposium on VLSI, pp. 338\u2013343 (2004)","DOI":"10.1145\/988952.989034"},{"key":"44_CR15","doi-asserted-by":"crossref","unstructured":"Rahman, A., Trezza, J., New, B., Trimberger, S.: Die Stacking Technology for Terabit Chip-to-Chip Communications. In: IEEE Custom Integrated Circuits Conference, pp. 587\u2013590 (2006)","DOI":"10.1109\/CICC.2006.320826"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_44","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T14:24:06Z","timestamp":1558103046000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_44"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_44","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}