{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:20:43Z","timestamp":1725524443212},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_5","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T15:58:14Z","timestamp":1233417494000},"page":"42-51","source":"Crossref","is-referenced-by-count":0,"title":["Temporal Discharge Current Driven Clustering for Improved Leakage Power Reduction in Row-Based Power-Gating"],"prefix":"10.1007","author":[{"given":"Ashoka","family":"Sathanur","sequence":"first","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Macii","sequence":"additional","affiliation":[]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"Kao, J., Chandrakasan, A., Narendra, S.: MTCMOS hierarchical sizing based on mutual exclusive discharge patterns. In: DAC-35: ACM\/IEEE Design Automation Conference, pp. 495\u2013500 (1998)","DOI":"10.1145\/277044.277180"},{"issue":"10","key":"5_CR2","doi-asserted-by":"publisher","first-page":"1324","DOI":"10.1109\/TCAD.2003.818127","volume":"22","author":"M. Anis","year":"2003","unstructured":"Anis, M., Areibi, S., Elmasry, M.: Design and optimization of multithreshold CMOS (MTCMOS) circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a022(10), 1324\u20131342 (2003)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"9","key":"5_CR3","doi-asserted-by":"publisher","first-page":"937","DOI":"10.1109\/TVLSI.2004.832939","volume":"12","author":"C. Long","year":"2004","unstructured":"Long, C., He, L.: Distributed sleep transistor network for power reductioni. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a012(9), 937\u2013946 (2004)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Ramalingam, A., Zhang, B., Devgan, A., Pan, D.Z.: Sleep transistor sizing using timing criticality and temporal currents. In: ASPDAC 2005: ACM\/IEEE Asia South Pacific Design Automation Conference, pp. 1094\u20131097 (2005)","DOI":"10.1145\/1120725.1120832"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Chang, T.W., Hwang, T.T., Hsu, S.Y.: Functionality directed clustering for low power MTCMOS design. In: ASPDAC 2005: ACM\/IEEE Asia and South Pacific Design Automation Conference, pp. 862\u2013867 (2005)","DOI":"10.1145\/1120725.1121056"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Babighian, P., Benini, L., Macii, A., Macii, E.: Post-Layout Leakage Power Minimization Based on Distributed Sleep Transistor Insertion. In: ISLPED 2004: ACM\/IEEE International Symposium on Low Power Electronics and Design, pp. 138\u2013143 (2004)","DOI":"10.1145\/1013235.1013275"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Sathanur, A., Calimera, A., Benini, L., Macii, A., Macii, E., Poncino, M.: Efficient Computation of Discharge Current Upper Bounds for Clustered Sleep Transistor Sizing. In: DATE 2007: IEEE Design Automation and Test in Europe, pp. 1544\u20131549 (2007)","DOI":"10.1109\/DATE.2007.364520"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Sathanur, A., Pullini, A., Benini, L., Macii, A., Macii, E., Poncino, M.: Timing Driven Row-Based Power Gating. In: ISLPED 2007: ACM\/IEEE International Symposium on Low Power Electronics and Design, pp. 104\u2013109 (2007)","DOI":"10.1145\/1283780.1283803"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Sathanur, A., Pullini, A., Benini, L., Macii, A., Macii, E., Poncino, M.: A Scalable Algorithmic Framework for Row-Based Power-Gating. In: DATE 2008: IEEE Design Automation and Test in Europe, pp. 379\u2013384 (2008)","DOI":"10.1109\/DATE.2008.4484710"},{"key":"5_CR10","unstructured":"http:\/\/www.mosek.com"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T18:23:54Z","timestamp":1558117434000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}