{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:20:51Z","timestamp":1725524451576},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_6","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"52-61","source":"Crossref","is-referenced-by-count":3,"title":["Intelligate: Scalable Dynamic Invariant Learning for Power Reduction"],"prefix":"10.1007","author":[{"given":"Roni","family":"Wiener","sequence":"first","affiliation":[]},{"given":"Gila","family":"Kamhi","sequence":"additional","affiliation":[]},{"given":"Moshe Y.","family":"Vardi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","volume-title":"Dynamic Power Management: Design Techniques and CAD Tools","author":"L. Benini","year":"1997","unstructured":"Benini, L., De Micheli, G.: Dynamic Power Management: Design Techniques and CAD Tools. Kluwer, Dordrecht (1997)"},{"volume-title":"Power-Aware Design Mathodologies","year":"2002","key":"6_CR2","unstructured":"Pedram, M., Rabaey, J. (eds.): Power-Aware Design Mathodologies. Kluwer, Dordrecht (2002)"},{"key":"6_CR3","series-title":"Design, Automation, and Test in Europe","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe","author":"P. Babighian","year":"2004","unstructured":"Babighian, P., Benini, L., De Micheli, G.: A Scalable ODC-Based Algorithm for RTL Insertion of Gated Clocks. In: Proceedings of the Conference on Design, Automation and Test in Europe, February 16 - 20, 2004. Design, Automation, and Test in Europe, vol.\u00a01. IEEE Computer Society, Washington, DC, 10500 (2004)"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Fraer, R., Kamhi, G., Mhameed, M.: A New Paradigm for Synthesis and Propagation of Clock Gating Conditions. In: Proceedings of Design Automation Conference, Anaheim, USA (2008)","DOI":"10.1145\/1391469.1391638"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Benini, L., De Micheli, G.: Automatic Synthesis of Low-Power Gated-Clock Finite-State Machines. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems\u00a015(6) (June 1996)","DOI":"10.1109\/43.503933"},{"key":"6_CR6","unstructured":"Hurst, A.P.: Fast Synthesis of Clock Gates from Existing Logic. In: Proc. 16th Int\u2019l. Workshop on Logic and Synthesis (2007)"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Babighian, P., Kamhi, G., Vardi, M.Y.: PowerQuest: Trace Driven Data Mining for Power Optimization. In: Design, Automation & Test in Europe Conference & Exhibition, DATE 2007 (2007)","DOI":"10.1109\/DATE.2007.364437"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Ernst, M.D., Czeisler, A., Griswold, W.G., Notkin, D.: Quickly Detecting Relevant Program Invariants. In: 22nd International Conference on Software Engineering (ICSE 2000), p. 449 (2000)","DOI":"10.1109\/ICSE.2000.870435"},{"key":"6_CR9","volume-title":"Proceedings of the 42nd Annual Conference on Design Automation, DAC 2005","author":"S. Hangal","year":"2005","unstructured":"Hangal, S., Chandra, N., Narayanan, S., Chakravorty, S.: IODINE: A Tool to Automatically Infer Dynamic Invariants for Hardware Designs. In: Proceedings of the 42nd Annual Conference on Design Automation, DAC 2005, San Diego, California, USA, June 13 - 17, 2005. ACM Press, New York (2005)"},{"key":"6_CR10","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/3897.001.0001","volume-title":"An Introduction to Computational Learning Theory","author":"M.J. Kearns","year":"1994","unstructured":"Kearns, M.J., Vazirani, U.V.: An Introduction to Computational Learning Theory. MIT Press, Cambridge (1994)"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Larose, D.: Data Mining Methods and Models. Wiley-IEEE Press (2006)","DOI":"10.1002\/0471756482"},{"key":"6_CR12","doi-asserted-by":"publisher","first-page":"207","DOI":"10.1145\/170035.170072","volume-title":"Proc. 1993 ACM SIGMOD Int\u2019l. Conf. on Management of Data","author":"R. Agrawal","year":"1993","unstructured":"Agrawal, R., Imielinski, T., Swami, A.N.: Mining Association Rules between Sets of Items in Large Databases. In: Proc. 1993 ACM SIGMOD Int\u2019l. Conf. on Management of Data, pp. 207\u2013216. ACM Press, New York (1993)"},{"key":"6_CR13","unstructured":"http:\/\/en.wikipedia.org\/wiki\/Thermal_Design_Power"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Mudge, T.: Power: A First-Class Architectural Design Constraint. IEEE Computing\u00a034(5) (April 2001)","DOI":"10.1109\/2.917539"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Tiwari, V., Malik, S., Ashar, P.: Guarded Evaluation: Pushing Power Management to Logic Synthesis\/Design. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems\u00a017(10) (October 1998)","DOI":"10.1109\/43.728924"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Benini, L., De Micheli, G., Macii, E., Poncino, M., Scarsi, R.: Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Synchronous Controllers. ACM Trans. on Design Automation of Electronic Systems\u00a04(4) (1999)","DOI":"10.1145\/323480.323482"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"Qing, W., Pedram, M., Xunwei, W.: Clock-gating and its application to low power design of sequential circuits. IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications\u00a047(3) (March 2000)","DOI":"10.1109\/81.841927"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T14:24:06Z","timestamp":1558103046000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}