{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:21:14Z","timestamp":1725524474325},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_7","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"62-71","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of Effects of Input Arrival Time Variations on On-Chip Bus Power Consumption"],"prefix":"10.1007","author":[{"given":"Masanori","family":"Muroyama","sequence":"first","affiliation":[]},{"given":"Tohru","family":"Ishihara","sequence":"additional","affiliation":[]},{"given":"Hiroto","family":"Yasuura","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"7_CR1","doi-asserted-by":"publisher","first-page":"108","DOI":"10.1109\/66.827350","volume":"13","author":"S.C. Wong","year":"2000","unstructured":"Wong, S.C., Lee, G.Y., Ma, D.J.: Modeling of Interconnect Capacitance, Delay and Crosstalk in VLSI. IEEE Transactions on Semiconductor Manufacturing\u00a013, 108\u2013111 (2000)","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"issue":"12","key":"7_CR2","doi-asserted-by":"crossref","first-page":"1348","DOI":"10.1109\/TVLSI.2004.837993","volume":"12","author":"M. Ghoneima","year":"2004","unstructured":"Ghoneima, M., Ismail, Y.I.: Utilizing the Effect of Relative Delay on Energy Dissipation in Low-Power On-Chip Buses. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a012(12) (2004)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Agarwal, K., Sylvester, D., Blaauw, D.: Variational Delay Metrics for Interconnect Timing Analysis. In: Proc. Design Automation Conference, pp. 381\u2013384 (2004)","DOI":"10.1145\/996566.996675"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Choi, S.H., Paul, B.C., Roy, K.: Novel Sizing Algorithm for Yield Improvement under Process Variation in Nanometer Technology. In: Proc. Design Automation Conference, pp. 454\u2013459 (2004)","DOI":"10.1145\/996566.996695"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Dartu, F., Blaauw, D.: Statistical Gate Delay Model Considering Multiple Input Switching. In: Proc. Design Automation Conference, pp. 658\u2013663 (2004)","DOI":"10.1145\/996566.996746"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Sinha, D., Khalil, D.E., Ismail, Y., Zhou, H.: A Timing Dependent Power Estimation Framework Considering Coupling. In: Proc. International Conference on Computer Aided Design, pp. 401\u2013407 (2006)","DOI":"10.1109\/ICCAD.2006.320065"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Xakellis, M.G., Najm, F.N.: Statistical Estimation of the Switching Activity in Digital Circuits. In: Proc. Design Automation Conference, pp. 728\u2013733 (1994)","DOI":"10.1145\/196244.196628"},{"key":"7_CR8","unstructured":"International Technology Roadmap for Semiconductors (2001), http:\/\/public.itrs.net"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar Tool Set, version 2.0, Technical Report TR-97-1342, University of Wisconsin Madison, CS Department (1997)","DOI":"10.1145\/268806.268810"},{"key":"7_CR10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2317-8","volume-title":"Uniform Random Numbers: Theory and Practice","author":"S. Tezuka","year":"1995","unstructured":"Tezuka, S.: Uniform Random Numbers: Theory and Practice. Springer, Heidelberg (1995)"},{"issue":"1","key":"7_CR11","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/92.365453","volume":"3","author":"M.R. Stan","year":"1995","unstructured":"Stan, M.R., Burleson, W.P.: Bus-invert Coding for Low-Power I\/O. IEEE Transactions on Very Large Scale Integration Systems\u00a03(1), 49\u201358 (1995)","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T14:24:18Z","timestamp":1558103058000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}