{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:21:20Z","timestamp":1725524480059},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_8","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"72-81","source":"Crossref","is-referenced-by-count":0,"title":["Power-Aware Design via Micro-architectural Link to Implementation"],"prefix":"10.1007","author":[{"given":"Yoni","family":"Aizik","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gila","family":"Kamhi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yael","family":"Zbar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hadas","family":"Ronen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad","family":"Abozaed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Brooks, D., Bose, P., Srinivasan, V., Gshwind, M.K., Emma, P.G., Rosenfield, M.G.: New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessor. IBM J. RES. & DEV.\u00a047 (2003)","DOI":"10.1147\/rd.475.0653"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A Framework for Micro-architectural Power Analysis and Optimization. In: Proc. of Intl. Symposium on Computer Architecture (2000)","DOI":"10.1145\/339647.339657"},{"key":"8_CR3","unstructured":"Cai, G., Lim, C.H.: Architectural Level Power\/Performance Optimization and Dynamic Power Estimation. Cool Chips Tutorial in conjunction with MICRO\u00a032 ( November 1999)"},{"key":"8_CR4","unstructured":"Calder, B.: Simpoint website (2003), http:\/\/www.cse.ucsd.edu\/calder\/simpoint\/"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Chen, Z., Roy, K., Chong, E.: Estimation of Power Sensitivity in Sequential Circuits with Power Macro Modeling Application. In: Proc. ICCAD (1998)","DOI":"10.1145\/288548.289072"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Chen, Z., Roy, K.: A power macromodeling technique based on power sensitivity. In: DAC 1998 (1998)","DOI":"10.1145\/277044.277216"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Devadas, S., Malik, S.: A Survey of Optimization Techniques Targeting Low Power VLSI Circuits. In: Proceedings of DAC 1995 (1995)","DOI":"10.1145\/217474.217536"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Kim, T., Chung, K., Liu, C.: A Static Estimation Technique of Power Sensitivity in Logic Circuits. In: Proc. DAC (2001)","DOI":"10.1145\/378239.378466"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Marculescu, D., Marculescu, R., Pedram, M.: Information Theoretic Measure of Energy Consumption at Register Transfer Level. In: ACM\/IEEE Intl. Symposium on Low Power Design (1995)","DOI":"10.1145\/224081.224096"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Nemani, M., Najm, F.: Towards a High-Level Power Estimation Capability. IEEE Trans. on CAD (1996)","DOI":"10.1109\/43.503929"},{"key":"8_CR11","volume-title":"Challenges for architectural level power modeling","author":"N. SungKim","year":"2002","unstructured":"SungKim, N., Austin, T., Mudge, T., Grunwald, D.: Challenges for architectural level power modeling. Kluwer Academic Publishers, Dordrecht (2002)"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Viswanath, V., Abraham, J., Hunt Jr., W.A.: Automatic Insertion of Low Power Annotations in RTL for Pipelined Microprocessor. In: Design Automation and Test in Europe DATE, Munich (2006)","DOI":"10.1109\/DATE.2006.243858"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T14:24:23Z","timestamp":1558103063000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}