{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T02:11:54Z","timestamp":1769739114531,"version":"3.49.0"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642002113","type":"print"},{"value":"9783642002120","type":"electronic"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00212-0_6","type":"book-chapter","created":{"date-parts":[[2009,2,13]],"date-time":"2009-02-13T05:39:46Z","timestamp":1234503586000},"page":"99-121","source":"Crossref","is-referenced-by-count":18,"title":["Efficient Reversible Logic Design of BCD Subtractors"],"prefix":"10.1007","author":[{"given":"Himanshu","family":"Thapliyal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid R.","family":"Arabnia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. B.","family":"Srinivas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Cowlishaw, M.F.: Decimal Floating-Point: Algorithm for Computers. In: Proc. 16 th IEEE Symposium on Computer Arithmetic, pp. 104\u2013111 (2003)","DOI":"10.1109\/ARITH.2003.1207666"},{"key":"6_CR2","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R. Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and Heat Generation in the Computational Process. IBM Journal of Research and Development\u00a05, 183\u2013191 (1961)","journal-title":"IBM Journal of Research and Development"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Bennett, C.H.: Logical Reversibility of Computation. IBM J. Research and Development, 525\u2013532 (1973)","DOI":"10.1147\/rd.176.0525"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Perkowski, M., et al.: Regular Realization of Symmetric Functions using Reversible Logic. In: Proc. Euro-Micro., pp. 245\u2013252 (2001)","DOI":"10.1109\/DSD.2001.952289"},{"key":"6_CR5","unstructured":"Maslov, D.: Reversible Logic Synthesis. PhD. Thesis, University of New Brunswick, Canada (2003)"},{"issue":"11","key":"6_CR6","doi-asserted-by":"publisher","first-page":"2317","DOI":"10.1109\/TCAD.2006.871622","volume":"25","author":"P. Gupta","year":"2006","unstructured":"Gupta, P., Agarwal, A., Jha, N.K.: An Algorithm for Synthesis of Reversible Logic Circuits. IEEE Trans. Computer-Aided Design\u00a025(11), 2317\u20132330 (2006)","journal-title":"IEEE Trans. Computer-Aided Design"},{"issue":"3-4","key":"6_CR7","doi-asserted-by":"crossref","first-page":"282","DOI":"10.26421\/QIC8.3-4-4","volume":"8","author":"K. Patel","year":"2008","unstructured":"Patel, K., Markov, I., Hayes, J.: Optimal Synthesis of Linear Reversible Circuits. Quantum Information and Computation\u00a08(3-4), 282\u2013294 (2008)","journal-title":"Quantum Information and Computation"},{"key":"6_CR8","first-page":"206","volume-title":"Modern Digital Electronics","author":"R.P. Jain","year":"2003","unstructured":"Jain, R.P.: Modern Digital Electronics, pp. 206\u2013207. Tata McGraw Hill, New York (2003)"},{"key":"6_CR9","doi-asserted-by":"publisher","first-page":"862","DOI":"10.1109\/T-C.1971.223362","volume":"20","author":"M.S. Schmookler","year":"1971","unstructured":"Schmookler, M.S., Weinberger, A.W.: High Speed Decimal Addition. IEEE Trans. Computers\u00a0C-20, 862\u2013867 (1971)","journal-title":"IEEE Trans. Computers"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Erle, M.A., Schulte, M.J.: Decimal Multiplication Via Carry-Save Addition. In: Proc. of the Application-Specific Systems, Architectures, and Processors (ASAP 2003), pp. 348\u2013359 (2003)","DOI":"10.1109\/ASAP.2003.1212858"},{"key":"6_CR11","unstructured":"Pai, Y.T., Chen, Y.K.: The Fastest Carry Look ahead Adder. In: Proc. of the Second IEEE International Workshop on Electronic Design, Test and Applications (DELTA 2004), pp. 434\u2013436 (2004)"},{"issue":"3\u20134","key":"6_CR12","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E. Fredkin","year":"1982","unstructured":"Fredkin, E., Toffoli, T.: Conservative Logic. Int. J. Theor. Phys.\u00a021(3\u20134), 219\u2013253 (1982)","journal-title":"Int. J. Theor. Phys."},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Toffoli, T.: Reversible Computing. Tech memo MIT\/LCS\/TM-151, MIT Lab for Computer Science (1980)","DOI":"10.21236\/ADA082021"},{"key":"6_CR14","unstructured":"Khan, M.M.H.A.: Design of Full adder with Reversible Gates. In: Proc. of International Conf. on Computer and Information Technology, pp. 515\u2013519 (2002)"},{"key":"6_CR15","doi-asserted-by":"publisher","first-page":"3266","DOI":"10.1103\/PhysRevA.32.3266","volume":"32","author":"A. Peres","year":"1985","unstructured":"Peres, A.: Reversible Logic and Quantum Computers. Physical Review A\u00a032, 3266\u20133276 (1985)","journal-title":"Physical Review A"},{"key":"6_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"805","DOI":"10.1007\/11572961_66","volume-title":"Advances in Computer Systems Architecture","author":"H. Thapliyal","year":"2005","unstructured":"Thapliyal, H., Srinivas, M.B.: A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look Ahead Adder and Other Adder Architectures. In: Srikanthan, T., Xue, J., Chang, C.-H. (eds.) ACSAC 2005. LNCS, vol.\u00a03740, pp. 805\u2013817. Springer, Heidelberg (2005)"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"Thapliyal, H., Srinivas, M.B.: Novel Design and Reversible Logic Synthesis of Multiplexer Based Full Adder and Multipliers. In: Proc. 48th IEEE MIDWEST Symposium on Circuits and Systems (MWSCAS 2005), pp. 1593\u20131596 (2005)","DOI":"10.1109\/MWSCAS.2005.1594420"},{"issue":"5","key":"6_CR18","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1016\/j.sysarc.2005.05.004","volume":"52","author":"H.M.H. Babu","year":"2006","unstructured":"Babu, H.M.H., Chowdhury, A.R.: Design of a compact reversible binary coded decimal adder circuit. Journal of Systems Architecture\u00a052(5), 257\u2013314 (2006)","journal-title":"Journal of Systems Architecture"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Thapliyal, H., Vinod, A.P.: Design of reversible sequential elements with feasibility of transistor implementation. In: Proc. ISCAS 2007, pp. 625\u2013628 (2007)","DOI":"10.1109\/ISCAS.2007.378815"},{"key":"6_CR20","unstructured":"ISE WebPACK Software, http:\/\/www.xilinx.com\/ise\/logic_design_prod\/webpack.htm"},{"key":"6_CR21","first-page":"89","volume":"33","author":"B. Desoete","year":"2002","unstructured":"Desoete, B., De Vos, A.: A reversible carry-look-ahead adder using control gates. Integration: the V.L.S.I. Journal\u00a033, 89\u2013104 (2002)","journal-title":"Journal"},{"key":"6_CR22","first-page":"339","volume":"1","author":"Y. Rentergem Van","year":"2005","unstructured":"Van Rentergem, Y., De Vos, A.: Optimal design of a reversible full adder. Journal of Unconventional Computing\u00a01, 339\u2013355 (2005)","journal-title":"Journal of Unconventional Computing"},{"key":"6_CR23","unstructured":"HSPICE, http:\/\/www.synopsys.com\/products\/mixedsignal\/hspice\/hspice.html"},{"key":"6_CR24","unstructured":"Active HDL, http:\/\/www.aldec.com\/"}],"container-title":["Lecture Notes in Computer Science","Transactions on Computational Science III"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00212-0_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T14:44:27Z","timestamp":1633099467000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00212-0_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642002113","9783642002120"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00212-0_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009]]}}}