{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T05:29:22Z","timestamp":1738992562308,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642004537"},{"type":"electronic","value":"9783642004544"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00454-4_19","type":"book-chapter","created":{"date-parts":[[2009,2,19]],"date-time":"2009-02-19T01:00:21Z","timestamp":1235005221000},"page":"183-194","source":"Crossref","is-referenced-by-count":12,"title":["Autonomous DVFS on Supply Islands for Energy-Constrained NoC Communication"],"prefix":"10.1007","author":[{"given":"Liang","family":"Guang","sequence":"first","affiliation":[]},{"given":"Ethiopia","family":"Nigussie","sequence":"additional","affiliation":[]},{"given":"Lauri","family":"Koskinen","sequence":"additional","affiliation":[]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"19_CR1","unstructured":"Asanovic, K., Bodik, R., Catanzaro, B.C., Gebis, J.J., Husbands, P., Keutzer, K., Patterson, D.A., Plishker, W.L., Shalf, J., Williams, S.W., Yelick, K.A.: The landscape of parallel computing research: A view from berkeley. Technical Report UCB\/EECS-2006-183, EECS, Uni. of California, Berkeley (December 2006)"},{"key":"19_CR2","unstructured":"Rabaey, J.M.: Scaling the power wall: Revisiting the low-power design rules. In: Keynote speech at SoC 2007 Symposium, Tampere (November 2007)"},{"key":"19_CR3","unstructured":"Dally, W.: Computer architecture is all about interconnect. In: HPCA ( International Symposium on High Performance Computer Architecture) Panel (February 2002)"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"Shang, L., Peh, L.S., Jha, N.: Dynamic voltage scaling with links for power optimization of interconnection networks. In: Proc. Ninth International Symposium on High-Performance Computer Architecture HPCA-9 2003, pp. 91\u2013102 (2003)","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Yuan Tian, E., Ekici, F.O.: Energy-constrained task mapping and scheduling in wireless sensor networks. In: IEEE International Conference on Mobile Adhoc and Sensor Systems Conference, p. 218 (2005)","DOI":"10.1109\/MAHSS.2005.1542802"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"Liang, G., Jantsch, A.: Adaptive power management for the on-chip communication network. In: Proc. 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools DSD 2006, pp. 649\u2013656 (2006)","DOI":"10.1109\/DSD.2006.21"},{"issue":"4","key":"19_CR7","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1109\/TVLSI.2007.893660","volume":"15","author":"J. Luo","year":"2007","unstructured":"Luo, J., Jha, N.K., Peh, L.S.: Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems. IEEE transactions on VLSI systems\u00a015(4), 427\u2013437 (2007)","journal-title":"IEEE transactions on VLSI systems"},{"issue":"4","key":"19_CR8","doi-asserted-by":"publisher","first-page":"838","DOI":"10.1109\/JSSC.2004.842837","volume":"40","author":"P. Hazucha","year":"2005","unstructured":"Hazucha, P., Schrom, G., Hahn, J., Bloechel, B., Hack, P., Dermer, G., Narendra, S., Gardner, D., Karnik, T., De, V., Borkar, S.: A 233-mhz 80%-87% efficient four-phase dc-dc converter utilizing air-core inductors on package. IEEE Journal of Solid-State Circuits\u00a040(4), 838\u2013845 (2005)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"19_CR9","unstructured":"Kim, W., Gupta, M.S., Wei, G.Y., Brooks, D.: System level analysis of fast, per-core dvfs using on-chip switching regulators. In: International symposium on high-performance computer architecture (February 2008)"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"Leung, L.F., Tsui, C.Y.: Energy-aware synthesis of networks-on-chip implemented with voltage islands. In: Proc. 44th ACM\/IEEE Design Automation Conference DAC 2007, pp. 128\u2013131 (2007)","DOI":"10.1145\/1278480.1278512"},{"key":"19_CR11","doi-asserted-by":"crossref","first-page":"180","DOI":"10.1145\/1013235.1013283","volume-title":"ISLPED 2004: Proceedings of the 2004 international symposium on Low power electronics and design","author":"J. Hu","year":"2004","unstructured":"Hu, J., Shin, Y., Dhanwada, N., Marculescu, R.: Architecting voltage islands in core-based system-on-a-chip designs. In: ISLPED 2004: Proceedings of the 2004 international symposium on Low power electronics and design, pp. 180\u2013185. ACM, New York (2004)"},{"key":"19_CR12","unstructured":"Wu, H., Liu, I.M., Wong, M., Wang, Y.: Post-placement voltage island generation under performance requirement. In: Proc. ICCAD 2005, IEEE\/ACM International Conference on Computer-Aided Design, pp. 309\u2013316 (2005)"},{"key":"19_CR13","doi-asserted-by":"crossref","unstructured":"Ogras, U., Marculescu, R., Choudhary, P., Marculescu, D.: Voltage-frequency island partitioning for gals-based networks-on-chip. In: Proc. 44th ACM\/IEEE Design Automation Conference DAC 2007, pp. 110\u2013115 (2007)","DOI":"10.1145\/1278480.1278509"},{"key":"19_CR14","doi-asserted-by":"crossref","unstructured":"Lackey, D., Zuchowski, P., Bednar, T., Stout, D., Gould, S., Cohn, J.: Managing power and performance for system-on-chip designs using voltage islands. In: Proc. IEEE\/ACM International Conference on Computer Aided Design ICCAD 2002, pp. 195\u2013202 (2002)","DOI":"10.1145\/774572.774601"},{"key":"19_CR15","unstructured":"Wang, H.S., Zhu, X., Peh, L.S., Malik, S.: Orion: a power-performance simulator for interconnection networks. In: Proc. 35th Annual IEEE\/ACM International Symposium on (MICRO-35) Microarchitecture, pp. 294\u2013305 (2002)"},{"issue":"4","key":"19_CR16","doi-asserted-by":"publisher","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","volume":"24","author":"J. Hu","year":"2005","unstructured":"Hu, J., Marculescu, R.: Energy and performance-aware mapping for regular noc architectures. IEEE Transactions on COMPUTER-AIDED DESIGN of Integrated Circuits and Systems\u00a024(4), 551\u2013562 (2005)","journal-title":"IEEE Transactions on COMPUTER-AIDED DESIGN of Integrated Circuits and Systems"},{"key":"19_CR17","doi-asserted-by":"crossref","unstructured":"Wibben, J., Harjani, R.: A high efficiency dc-dc converter using 2nh on-chip inductors. In: Proc. IEEE Symposium on VLSI Circuits, pp. 22\u201323 (2007)","DOI":"10.1109\/VLSIC.2007.4342750"},{"key":"19_CR18","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1145\/1278480.1278509","volume-title":"DAC 2007: Proceedings of the 44th annual conference on Design automation","author":"U.Y. Ogras","year":"2007","unstructured":"Ogras, U.Y., Marculescu, R., Choudhary, P., Marculescu, D.: Voltage-frequency island partitioning for gals-based networks-on-chip. In: DAC 2007: Proceedings of the 44th annual conference on Design automation, pp. 110\u2013115. ACM, New York (2007)"},{"key":"19_CR19","doi-asserted-by":"crossref","unstructured":"Sengupta, D., Saleh, R.: Application-driven floorplan-aware voltage island design. In: Proc. 45th ACM\/IEEE Design Automation Conference DAC 2008, pp. 155\u2013160 (2008)","DOI":"10.1145\/1391469.1391511"},{"key":"19_CR20","doi-asserted-by":"crossref","unstructured":"Jesshope, C., Miller, P., Yantchev, J.: High performance communications in processor networks. In: Proc. 16th Annual International Symposium on Computer Architecture, 28 May \u2013 1 June, 1989, pp. 150\u2013157 (1989)","DOI":"10.1109\/ISCA.1989.714549"},{"key":"19_CR21","unstructured":"Wang, H.: A detailed architectural-level power model for router buffers, crossbars and arbiters. Technical report, Department of Electrical Engineering, Princeton University (2004)"},{"issue":"2","key":"19_CR22","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T. Sakurai","year":"1990","unstructured":"Sakurai, T., Newton, A.: Alpha-power law mosfet model and its applications to cmos inverter delay and other formulas. IEEE Journal of solid-state circuits\u00a025(2), 584\u2013594 (1990)","journal-title":"IEEE Journal of solid-state circuits"},{"key":"19_CR23","unstructured":"Stratakos, A.J.: High-efficiency low-voltage DC-DC conversion for portable applications. PhD thesis, University of California, Berkeley (1998)"},{"key":"19_CR24","doi-asserted-by":"crossref","unstructured":"Wang, M., Madhyastha, T., Chan, N.H., Papadimitriou, S., Faloutsos, C.: Data mining meets performance evaluation: fast algorithms for modeling bursty traffic. In: Proc. 18th International Conference on Data Engineering, pp. 507\u2013516 (2002)","DOI":"10.1109\/ICDE.2002.994770"},{"key":"19_CR25","unstructured":"Lu, Z., Jantsch, A., Salminen, E., Grecu, C.: Network-on-chip benchmarking specification part 2: Microbenchmark specification version 1.0. Technical report, OCP International Partnership Association, Inc. (May 2008)"},{"issue":"1","key":"19_CR26","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/JSSC.2007.910966","volume":"43","author":"J. Tierno","year":"2008","unstructured":"Tierno, J., Rylyakov, A., Friedman, D.: A wide power supply range, wide tuning range, all static cmos all digital pll in 65 nm soi. IEEE Journal of Solid-State Circuits\u00a043(1), 42\u201351 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"19_CR27","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","volume":"43","author":"S. Vangal","year":"2008","unstructured":"Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Singh, A., Jacob, T., Jain, S., Erraguntla, V., Roberts, C., Hoskote, Y., Borkar, N., Borkar, S.: An 80-tile sub-100-w teraflops processor in 65-nm cmos. IEEE Journal of Solid-State Circuits\u00a043(1), 29\u201341 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"19_CR28","doi-asserted-by":"crossref","unstructured":"Wang, A., Chandrakasan, A.: A 180mv fft processor using subthreshold circuit techniques. In: Proc. Digest of Technical Papers Solid-State Circuits Conference ISSCC, IEEE International, vol.\u00a01, pp. 292\u2013529 (2004)","DOI":"10.1109\/ISSCC.2004.1332709"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2009"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00454-4_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T20:12:55Z","timestamp":1738959175000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00454-4_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642004537","9783642004544"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00454-4_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}