{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:41:36Z","timestamp":1725525696840},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642004537"},{"type":"electronic","value":"9783642004544"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00454-4_23","type":"book-chapter","created":{"date-parts":[[2009,2,18]],"date-time":"2009-02-18T20:00:21Z","timestamp":1234987221000},"page":"233-245","source":"Crossref","is-referenced-by-count":0,"title":["Performance Matching of Hardware Acceleration Engines for Heterogeneous MPSoC Using Modular Performance Analysis"],"prefix":"10.1007","author":[{"given":"Hritam","family":"Dutta","sequence":"first","affiliation":[]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"23_CR1","doi-asserted-by":"crossref","unstructured":"Wolf, W.: The Future of Multiprocessor Systems-on-Chips. In: Proceedings of Design Automation Conference (DAC), San Diego, CA, USA, pp. 681\u2013685 (2004)","DOI":"10.1145\/996566.996753"},{"key":"23_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1007\/978-3-540-78610-8_30","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"F. Hannig","year":"2008","unstructured":"Hannig, F., Ruckdeschel, H., Dutta, H., Teich, J.: PARO: Synthesis of Hardware Accelerators for Multi-Dimensional Dataflow-Intensive Applications. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds.) ARC 2008. LNCS, vol.\u00a04943, pp. 287\u2013293. Springer, Heidelberg (2008)"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"G. Abraham, S., R. Rau, B.: Efficient Design Space Exploration in PICO. In: Proceedings of the 2000 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), San Jose, CA, USA, pp. 71\u201379 (2000)","DOI":"10.1145\/354880.354891"},{"issue":"4","key":"23_CR4","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/MC.2003.1193229","volume":"36","author":"L. Benini","year":"2003","unstructured":"Benini, L., Bertozzi, D., Bruni, D., Drago, N., Fummi, F., Poncino, M.: SystemC Cosimulation and Emulation of Multiprocessor SoC Designs. Computer\u00a036(4), 53\u201359 (2003)","journal-title":"Computer"},{"issue":"2","key":"23_CR5","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/TC.2006.16","volume":"55","author":"A.D. Pimentel","year":"2006","unstructured":"Pimentel, A.D., Erbas, C., Polstra, S.: A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels. IEEE Transactions on Computers\u00a055(2), 99\u2013112 (2006)","journal-title":"IEEE Transactions on Computers"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Perathoner, S., Wandeler, E., Thiele, L., Hamann, A., Schliecker, S., Henia, R., Racu, R., Ernst, R., Harbour, M.G.: Influence of different system abstractions on the performance analysis of distributed real-time systems. In: EMSOFT 2007: Proceedings of the 7th ACM & IEEE international conference on Embedded software, pp. 193\u2013202 (2007)","DOI":"10.1145\/1289927.1289959"},{"issue":"3","key":"23_CR7","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1109\/MSP.2005.1425896","volume":"22","author":"L. Thiele","year":"2005","unstructured":"Thiele, L., Wandeler, E., Chakraborty, S.: A Stream-Oriented Component Model for Performance Analysis of Multiprocessor DSPs. IEEE Signal Processing Magazine\u00a022(3), 38\u201346 (2005)","journal-title":"IEEE Signal Processing Magazine"},{"key":"23_CR8","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1007\/BF02120034","volume":"10","author":"L. Thiele","year":"1995","unstructured":"Thiele, L.: Scheduling of Uniform Algorithms with Resource Constraints. Journal of VLSI Signal Processing\u00a010, 295\u2013310 (1995)","journal-title":"Journal of VLSI Signal Processing"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Brandolese, C., Fornaciari, W., Salice, F.: An Area Estimation Methodology for FPGA Based Designs at SystemC-Level. In: Proceedings of Design Automation Conference (DAC), San Diego, CA, USA, pp. 129\u2013132 (2004)","DOI":"10.1145\/996566.996606"},{"key":"23_CR10","unstructured":"Van der Wolf, P.: Performance Contracts for Modular MPSoC Integration. In: 8th International Forum on Application-Specific Multi-Processor SoC, June 2008, pp. 8.10.1\u20138.10.12 (2008)"},{"key":"23_CR11","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1007\/978-3-0348-8438-9_9","volume":"29","author":"D. Avis","year":"2000","unstructured":"Avis, D.: lrs: A Revised Implementation of the Reverse Search Vertex Enumeration Algorithm. Polytopes \u2013 Combinatorics and Computation. DMV Seminar Band\u00a029, 177\u2013198 (2000)","journal-title":"Polytopes \u2013 Combinatorics and Computation. DMV Seminar Band"},{"key":"23_CR12","first-page":"173","volume-title":"Proc. 5th Intl. Conf. on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)","author":"W. Haid","year":"2007","unstructured":"Haid, W., Thiele, L.: Complex task activation schemes in system level performance analysis. In: Proc. 5th Intl. Conf. on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), Salzburg, Austria, pp. 173\u2013178. ACM Press, New York (2007)"},{"issue":"3","key":"23_CR13","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/54.922804","volume":"18","author":"F. Catthoor","year":"2001","unstructured":"Catthoor, F., Danckaert, K., Wuytack, S., Dutt, N.: Code Transformations for Data Transfer and Storage Exploration Preprocessing in Multimedia Processors. IEEE Design & Test\u00a018(3), 70\u201382 (2001)","journal-title":"IEEE Design & Test"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2009"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00454-4_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T23:51:41Z","timestamp":1558137101000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00454-4_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642004537","9783642004544"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00454-4_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}