{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:41:42Z","timestamp":1725525702032},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642004537"},{"type":"electronic","value":"9783642004544"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00454-4_5","type":"book-chapter","created":{"date-parts":[[2009,2,18]],"date-time":"2009-02-18T20:00:21Z","timestamp":1234987221000},"page":"16-27","source":"Crossref","is-referenced-by-count":5,"title":["Parallelization Approaches for Hardware Accelerators \u2013 Loop Unrolling Versus Loop Partitioning"],"prefix":"10.1007","author":[{"given":"Frank","family":"Hannig","sequence":"first","affiliation":[]},{"given":"Hritam","family":"Dutta","sequence":"additional","affiliation":[]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"224","DOI":"10.1007\/978-3-540-27776-7_24","volume-title":"Computer Systems: Architectures, Modeling, and Simulation","author":"J.M.P. Cardoso","year":"2004","unstructured":"Cardoso, J.M.P., Diniz, P.C.: Modeling Loop Unrolling: Approaches and Open Issues. In: Pimentel, A.D., Vassiliadis, S. (eds.) SAMOS 2004. LNCS, vol.\u00a03133, pp. 224\u2013233. Springer, Heidelberg (2004)"},{"key":"5_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1007\/3-540-57208-2_28","volume-title":"CONCUR\u201993","author":"C. Lengauer","year":"1993","unstructured":"Lengauer, C.: Loop Parallelization in the Polytope Model. In: Best, E. (ed.) CONCUR 1993. LNCS, vol.\u00a0715, pp. 398\u2013416. Springer, Heidelberg (1993)"},{"key":"5_CR3","volume-title":"High Performance Compilers for Parallel Computing","author":"M. Wolfe","year":"1996","unstructured":"Wolfe, M.: High Performance Compilers for Parallel Computing. Addison-Wesley Inc., Reading (1996)"},{"key":"5_CR4","unstructured":"Mentor Graphics Corp., \n                    \n                      http:\/\/www.mentor.com"},{"key":"5_CR5","unstructured":"Forte Design Systems, \n                    \n                      http:\/\/www.forteds.com"},{"key":"5_CR6","unstructured":"Synfora, Inc., \n                    \n                      http:\/\/www.synfora.com"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Gupta, S., Dutt, N., Gupta, R., Nicolau, A.: SPARK: A High-Level Synthesis Framework for Applying Parallelizing Compiler Transformations. In: Proceedings of the International Conference on VLSI Design, pp. 461\u2013466 (January 2003)","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Guillou, A., Quinton, P., Risset, T.: Hardware Synthesis for Multi-Dimensional Time. In: Proceedings of IEEE 14th International Conference on Application-specific Systems, Architectures, and Processors (ASAP), Los Alamitos, CA, USA, pp. 40\u201350 (2003)","DOI":"10.1109\/ASAP.2003.1212828"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Zissulescu, C., Kienhuis, B., Deprettere, E.: Expression Synthesis in Process Networks generated by LAURA. In: Proceedings IEEE 16th International Conference on Application-specific Systems, Architectures, and Processors (ASAP), Island of Samos, Greece, pp. 15\u201321 (July 2005)","DOI":"10.1109\/ASAP.2005.34"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Kurra, S., Singh, N.K., Panda, P.R.: The Impact of Loop Unrolling on Controller Delay in High Level Synthesis. In: Proceedings of Design, Automation and Test in Europe (DATE), Nice, France, pp. 391\u2013396 (April 2007)","DOI":"10.1109\/DATE.2007.364623"},{"key":"5_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1007\/978-3-540-78610-8_30","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"F. Hannig","year":"2008","unstructured":"Hannig, F., Ruckdeschel, H., Dutta, H., Teich, J.: PARO: Synthesis of Hardware Accelerators for Multi-Dimensional Dataflow-Intensive Applications. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds.) ARC 2008. LNCS, vol.\u00a04943, pp. 287\u2013293. Springer, Heidelberg (2008)"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Hannig, F., Teich, J.: Resource Constrained and Speculative Scheduling of an Algorithm Class with Run-Time Dependent Conditionals. In: Proceedings of the 15th IEEE International Conference on Application-specific Systems, Architectures, and Processors (ASAP), Galveston, TX, USA, pp. 17\u201327 (September 2004)","DOI":"10.1109\/ASAP.2004.1342455"},{"key":"5_CR13","unstructured":"Thiele, L., Roychowdhury, V.: Systematic Design of Local Processor Arrays for Numerical Algorithms. In: Deprettere, E., van der Veen, A. (eds.) Algorithms and Parallel VLSI Architectures, Tutorials, Amsterdam, vol.\u00a0A, pp. 329\u2013339 (1991)"},{"issue":"12","key":"5_CR14","doi-asserted-by":"publisher","first-page":"1621","DOI":"10.1016\/S0167-8191(96)00063-4","volume":"22","author":"J. Xue","year":"1997","unstructured":"Xue, J.: Unimodular Transformations of Non-Perfectly Nested Loops. Parallel Computing\u00a022(12), 1621\u20131645 (1997)","journal-title":"Parallel Computing"},{"key":"5_CR15","volume-title":"Advanced Compiler Design and Implementation","author":"S. Muchnick","year":"1997","unstructured":"Muchnick, S.: Advanced Compiler Design and Implementation. Morgan Kaufmann, San Francisco (1997)"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"Dutta, H., Hannig, F., Teich, J.: Hierarchical Partitioning for Piecewise Linear Algorithms. In: Proceedings of the 5th International Conference on Parallel Computing in Electrical Engineering (PARELEC), Bialystok, Poland, pp. 153\u2013160 (September 2006)","DOI":"10.1109\/PARELEC.2006.43"},{"key":"5_CR17","doi-asserted-by":"crossref","unstructured":"Kissler, D., Hannig, F., Kupriyanov, A., Teich, J.: A Highly Parameterizable Parallel Processor Array Architecture. In: Proceedings of the IEEE International Conference on Field Programmable Technology (FPT), Bangkok, Thailand, pp. 105\u2013112 (December 2006)","DOI":"10.1109\/FPT.2006.270293"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2009"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00454-4_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,5]],"date-time":"2019-03-05T08:24:11Z","timestamp":1551774251000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00454-4_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642004537","9783642004544"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00454-4_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}