{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T02:40:13Z","timestamp":1738982413657,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642006401"},{"type":"electronic","value":"9783642006418"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00641-8_11","type":"book-chapter","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T13:41:46Z","timestamp":1236346906000},"page":"85-96","source":"Crossref","is-referenced-by-count":4,"title":["Timing Driven Placement for Fault Tolerant Circuits Implemented on SRAM-Based FPGAs"],"prefix":"10.1007","author":[{"given":"Luca","family":"Sterpone","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"11_CR1","first-page":"148","volume-title":"Electronic System Design Techniques for Safety Critical Applications","author":"L. Sterpone","year":"2008","unstructured":"Sterpone, L.: Electronic System Design Techniques for Safety Critical Applications, vol.\u00a026, p. 148. Springer, Heidelberg (2008)"},{"key":"11_CR2","unstructured":"JEDEC standard JESD89, Measurement and Reporting of Alpha Particles and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices (August 2001)"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Ceschia, M., Paccagnella, A., Lee, S.-C., Wan, C., Bellato, M., Menichelli, M., Papi, A., Kaminski, A., Wyss, J.: Ion Beam Testing of Altera APEX FPGAs. In: NSREC 2002 Radiation Effects Data Workshop Record, Phoenix, AZ, USA (July 2002)","DOI":"10.1109\/REDW.2002.1045531"},{"issue":"6","key":"11_CR4","doi-asserted-by":"publisher","first-page":"1945","DOI":"10.1109\/23.658966","volume":"44","author":"R. Katz","year":"1997","unstructured":"Katz, R., LaBel, K., Wang, J.J., Cronquist, B., Koga, R., Penzin, S., Swift, G.: Radiation effects on current field programmable technologies. IEEE Transactions on Nuclear Science, Part 1,\u00a044(6), 1945\u20131956 (1997)","journal-title":"IEEE Transactions on Nuclear Science, Part 1,"},{"key":"11_CR5","unstructured":"Xilinx Application Notes XAPP216, Correcting Single-Event Upset Through Virtex Partial Reconfiguration (2000)"},{"key":"11_CR6","unstructured":"Habinc, S.: Gaisler Research, Functional Triple Modular Redundancy (FTMR) VHDL Design Methodology for Redundancy in Combinational and Sequential logic, www.gaisler.com"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Samudrala, P.K., Ramos, J., Katkoori, S.: Selective Triple Modular Redundancy (STMR) Based Single-Event Upset (SEU) Tolerant Synthesis for FPGAs. IEEE Transactions on Nuclear Science\u00a051(5) (October 2004)","DOI":"10.1109\/TNS.2004.834955"},{"key":"11_CR8","unstructured":"Carmichael, C.: Triple Modular Redundancy Design Technique for Virtex FPGAs, Xilinx Application Notes XAPP197 (2001)"},{"issue":"6","key":"11_CR9","doi-asserted-by":"publisher","first-page":"732","DOI":"10.1109\/TC.2006.82","volume":"55","author":"L. Sterpone","year":"2006","unstructured":"Sterpone, L., Violante, M.: A new reliability-oriented place and route algorithm for SRAM-based FPGAs. IEEE Transactions on Computers\u00a055(6), 732\u2013744 (2006)","journal-title":"IEEE Transactions on Computers"},{"issue":"6","key":"11_CR10","doi-asserted-by":"publisher","first-page":"2217","DOI":"10.1109\/TNS.2005.860745","volume":"52","author":"L. Sterpone","year":"2005","unstructured":"Sterpone, L., Violante, M.: A new analytical approach to estimate the effects of SEUs in TMR architectures implemented through SRAM-based FPGAs. IEEE Transactions on Nuclear Science, Part 1,\u00a052(6), 2217\u20132223 (2005)","journal-title":"IEEE Transactions on Nuclear Science, Part 1,"},{"key":"11_CR11","doi-asserted-by":"crossref","first-page":"591","DOI":"10.1145\/343647.343863","volume-title":"Proceedings 2000, Design Automation and Test in Europe Conference (DATE 2000)","author":"L. Anghel","year":"2000","unstructured":"Anghel, L., Nicolaidis, M.: Cost Reduction and Evaluation of a Temporary Faults Detecting Technique. In: Proceedings 2000, Design Automation and Test in Europe Conference (DATE 2000), pp. 591\u2013598. ACM Press, New York (2000)"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Dupont, D., Nicolaidis, M., Rohr, P.: Embedded robustness IPs for Transient-Error-Free ICs. IEEE Design and Test of Computers, 56\u201370 (May-June 2002)","DOI":"10.1109\/MDT.2002.1003798"},{"key":"11_CR13","unstructured":"Correcting Single-Event Upsets Through Virtex Partial Reconfiguration, Xilinx Application Notes, XAPP216 (2000)"},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"Lima, F., Carro, L., Reis, R.: Designing Fault Tolerant Systems into SRAM-based FPGAs. In: ACM\/IEEE Design Automation Conference, pp. 650\u2013655 (2003)","DOI":"10.1145\/775832.775997"},{"key":"11_CR15","first-page":"560","volume-title":"Error-correcting codes","author":"W.W. Peterson","year":"1980","unstructured":"Peterson, W.W.: Error-correcting codes, 2nd edn., 560 p. MIT Press, Cambridge (1980)","edition":"2"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Sterpone, L., Battezzati, N.: A Novel Design Flow for the Performance Optimization of Fault Tolerant Circuits on SRAM-based FPGAs. In: NASA\/ESA Conference on Adaptive Hardware and Systems, pp. 157\u2013163 (2008)","DOI":"10.1109\/AHS.2008.59"},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"Xilinx User Guide, TMRTool User Guide. UG156 (v2.0) (May 30, 2005)","DOI":"10.1049\/ic:20050245"},{"key":"11_CR18","doi-asserted-by":"crossref","unstructured":"Kastensmidt, F.L., Sterpone, L., Carro, L., Sonza Reorda, M.: On the optimal design of triple modular redundancy logic for SRAM-based FPGAs. IEEE Design, Automation and Test in Europe, 1290\u20131295 (2005)","DOI":"10.1109\/DATE.2005.229"},{"issue":"6","key":"11_CR19","doi-asserted-by":"publisher","first-page":"2576","DOI":"10.1109\/TNS.2007.910122","volume":"54","author":"L. Sterpone","year":"2007","unstructured":"Sterpone, L., Violante, M., Sorensen, R.H., Merodio, D., Sturesson, F., Weigand, R., Mattsson, S.: Experimental Validation of a Tool for Predicting the Effects of Soft Errors in SRAM-based FPGAs. IEEE Transactions on Nuclear Science, Part 1,\u00a054(6), 2576\u20132583 (2007)","journal-title":"IEEE Transactions on Nuclear Science, Part 1,"},{"key":"11_CR20","unstructured":"Various Authors, ITC 1999 Benchmark homepage, http:\/\/www.cerc.utexas.edu\/itc99-benchmarks\/bench.html"},{"key":"11_CR21","unstructured":"Xilinx Datasheet, Virtex-II Platform FPGA: complete data sheet. rif. DS031 (2003)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00641-8_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T02:07:40Z","timestamp":1738980460000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00641-8_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642006401","9783642006418"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00641-8_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}