{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:30:30Z","timestamp":1725528630298},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642006401"},{"type":"electronic","value":"9783642006418"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00641-8_12","type":"book-chapter","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T08:41:46Z","timestamp":1236328906000},"page":"97-109","source":"Crossref","is-referenced-by-count":3,"title":["A Novel Local Interconnect Architecture for Variable Grain Logic Cell"],"prefix":"10.1007","author":[{"given":"Kazuki","family":"Inoue","sequence":"first","affiliation":[]},{"given":"Motoki","family":"Amagasaki","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[]},{"given":"Toshinori","family":"Sueyoshi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Kuon, I., Rose, J.: Measuring the Gap Between FPGAs and ASICs. In: Proc. of the 2006 ACM\/SIGDA 14th International Symposium on Field Programmable Gate Arrays, pp. 21\u201330 (Feburary 2006)","DOI":"10.1145\/1117201.1117205"},{"key":"12_CR2","doi-asserted-by":"crossref","unstructured":"Amagasaki, M., Yamaguch, R., Koga, M., Iida, M., Sueyoshi, T.: An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture. International Journal of Reconfigurable Computing (2008)","DOI":"10.1155\/2008\/180216"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Debnath, D., Sasao, T.: Fast Boolean Matching under Permutation by Efficient Computation of Canonical Form. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences\u00a087(12) (December 2004)","DOI":"10.1093\/ietfec\/e89-a.12.3443"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Rose, J., El Gamal, A., Sangiovanni-Vincentelli, A.: Architecture of field-programmable gate arrays. Proceedings of the IEEE (1993)","DOI":"10.1109\/5.231340"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: Cluster-based Logic Blocks for FPGAs: Area-efficiency vs. Inputsharing and Size. Proceedings of the IEEE (1997)","DOI":"10.1109\/CICC.1997.606687"},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"Cong, J., Xu, S.: Delay-Oriented Technology Mapping for Heterogeneous FPGAs with Bounded Resources. In: Proc. ACM\/IEEE International Conference on Computer Aided Design, pp. 40\u201345 (November 1998)","DOI":"10.1145\/288548.288558"},{"key":"12_CR7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)"},{"key":"12_CR8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4941-0","volume-title":"Design of Interconnection Networks for Programmable Logic","author":"G. Lemieux","year":"2004","unstructured":"Lemieux, G., Lewis, D.: Design of Interconnection Networks for Programmable Logic. Kluwer Academic Publishers, Dordrecht (2004)"},{"key":"12_CR9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1421-3","volume-title":"Low-Energy FPGA - Architecture AND Design","author":"V. George","year":"2001","unstructured":"George, V., Rabaey, J.: Low-Energy FPGA - Architecture AND Design. Kluwer Academic Publishers, Dordrecht (2001)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00641-8_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,6]],"date-time":"2019-03-06T04:40:09Z","timestamp":1551847209000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00641-8_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642006401","9783642006418"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00641-8_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}