{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T02:40:23Z","timestamp":1738982423183,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642006401"},{"type":"electronic","value":"9783642006418"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00641-8_14","type":"book-chapter","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T13:41:46Z","timestamp":1236346906000},"page":"123-132","source":"Crossref","is-referenced-by-count":2,"title":["Fast Optical Reconfiguration of a Nine-Context DORGA"],"prefix":"10.1007","author":[{"given":"Mao","family":"Nakajima","sequence":"first","affiliation":[]},{"given":"Minoru","family":"Watanabe","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"14_CR1","unstructured":"Altera Corporation, Altera Devices, http:\/\/www.altera.com"},{"key":"14_CR2","unstructured":"Xilinx Inc., Xilinx Product Data Sheets, http:\/\/www.xilinx.com"},{"key":"14_CR3","unstructured":"Lattice Semiconductor Corporation, LatticeECP and EC Family Data Sheet (2005), http:\/\/www.latticesemi.co.jp\/products"},{"key":"14_CR4","unstructured":"http:\/\/www.ipflex.co.jp"},{"issue":"4","key":"14_CR5","first-page":"99","volume":"56","author":"H. Nakano","year":"2003","unstructured":"Nakano, H., Shindo, T., Kazami, T., Motomura, M.: Development of dynamically reconfigurable processor LSI. NEC Tech. J (Japan)\u00a056(4), 99\u2013102 (2003)","journal-title":"NEC Tech. J. (Japan)"},{"key":"14_CR6","unstructured":"Dehon, A.: Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density. In: Fourth Canadian Workshop on Field Programmable Devices, pp. 47\u201354 (1996)"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Scalera, S.M., Vazquez, J.R.: The design and implementation of a context switching FPGA. In: IEEE symposium on FPGAs for Custom Computing Machines, pp. 78\u201385 (1998)","DOI":"10.1109\/FPGA.1998.707884"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Trimberger, S., et al.: A Time\u2013Multiplexed FPGA. In: FCCM, pp. 22\u201328 (1997)","DOI":"10.1109\/FPGA.1997.624601"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Jones, D., Lewis, D.M.: A time\u2013multiplexed FPGA architecture for logic emulation. In: Custom Integrated Circuits Conference, pp. 495\u2013498 (1995)","DOI":"10.1109\/CICC.1995.518231"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Mumbru, J., Panotopoulos, G., Psaltis, D., An, X., Mok, F., Ay, S., Barna, S., Fossum, E.: Optically Programmable Gate Array. In: SPIE of Optics in Computing 2000, vol.\u00a04089, pp. 763\u2013771 (2000)","DOI":"10.1117\/12.386900"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Mumbru, J., Zhou, G., An, X., Liu, W., Panotopoulos, G., Mok, F., Psaltis, D.: Optical memory for computing and information processing. In: SPIE on Algorithms, Devices, and Systems for Optical Information Processing III, vol.\u00a03804, pp. 14\u201324 (1999)","DOI":"10.1117\/12.363963"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Mumbru, J., Zhou, G., Ay, S., An, X., Panotopoulos, G., Mok, F., Psaltis, D.: Optically Reconfigurable Processors. In: SPIE Critical Review 1999 Euro-American Workshop on Optoelectronic Information Processing, vol.\u00a074, pp. 265\u2013288 (1999)","DOI":"10.1117\/12.365910"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Watanabe, M., Kobayashi, F.: An Optically Differential Reconfigurable Gate Array using a 0.18 um CMOS process. In: IEEE International SOC Conference, pp. 281\u2013284 (2004)","DOI":"10.1109\/SOCC.2004.1362436"},{"key":"14_CR14","unstructured":"Watanabe, M., Shiki, T., Kobayashi, F.: 272 gate count optically differential reconfigurable gate array VLSI. In: International Conference on engineering of reconfigurable systems and algorithms (2007) (CD-ROM)"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Watanabe, M., Kobayashi, F.: An optical reconfiguration circuit for optically reconfigurable Gate Arrays. In: 2004 IEEE International Midwest Symposium on Circuits and Systems, pp. I-529\u2013I-532 (2004)","DOI":"10.1109\/MWSCAS.2004.1354044"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Watanabe, M., Kobayashi, F.: A 16,000-gate-count Optically Reconfigurable Gate Array in a standard 0.35um CMOS Technology. In: IEEE International Symposium on Circuits and Systems (2005)","DOI":"10.7567\/SSDM.2005.E-4-6"},{"key":"14_CR17","doi-asserted-by":"crossref","unstructured":"Watanabe, M., Kobayashi, F.: A high-density optically reconfigurable gate array using dynamic method. In: International conference on Field-Programmable Logic and its Applications, pp. 261\u2013269 (2004)","DOI":"10.1007\/978-3-540-30117-2_28"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Watanabe, M., Kobayashi, F.: A dynamic optically reconfigurable gate array using dynamic method. In: International Workshop on Applied Reconfigurable Computing, pp. 50\u201358 (2005)","DOI":"10.1109\/IPDPS.2006.1639490"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Watanabe, M., Kobayashi, F.: A 51,272-gate-count Dynamic Optically Reconfigurable Gate Array in a standard 0.35um CMOS Technology. In: International Conference on Solid State Devices and Materials, pp. 336\u2013337 (2005)","DOI":"10.7567\/SSDM.2005.E-4-6"},{"issue":"4B","key":"14_CR20","doi-asserted-by":"publisher","first-page":"3510","DOI":"10.1143\/JJAP.45.3510","volume":"45","author":"M. Watanabe","year":"2006","unstructured":"Watanabe, M., Kobayashi, F.: A Dynamic Optically Reconfigurable Gate Array. Japanese Journal of Applied Physics\u00a045(4B), 3510\u20133515 (2006)","journal-title":"Japanese Journal of Applied Physics"},{"key":"14_CR21","doi-asserted-by":"crossref","unstructured":"Seto, D., Watanabe, M.: Reconfiguration performance analysis of a dynamic@optically reconfigurable gate array architecture. In: IEEE International Conference on Field Programmable Technology, pp. 265\u2013268 (2007)","DOI":"10.1109\/FPT.2007.4439262"},{"key":"14_CR22","unstructured":"Nakajima, M., Watanabe, M.: A 770ns holographic reconfiguration of a four-contexts DORGA. In: International Conference on engineering of reconfigurable systems and algorithms, pp. 289\u2013292 (July 2008)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00641-8_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T02:07:36Z","timestamp":1738980456000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00641-8_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642006401","9783642006418"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00641-8_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}