{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:30:35Z","timestamp":1725528635297},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642006401"},{"type":"electronic","value":"9783642006418"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00641-8_15","type":"book-chapter","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T13:41:46Z","timestamp":1236346906000},"page":"133-144","source":"Crossref","is-referenced-by-count":3,"title":["Heterogeneous Architecture Exploration: Analysis vs. Parameter Sweep"],"prefix":"10.1007","author":[{"given":"Asma","family":"Kahoul","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alastair M.","family":"Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"2","key":"15_CR1","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K. Compton","year":"2002","unstructured":"Compton, K., Hauck, S.: Reconfigurable computing: a survey of systems and software. ACM Comput. Surv.\u00a034(2), 171\u2013210 (2002)","journal-title":"ACM Comput. Surv."},{"key":"15_CR2","unstructured":"Smith, A., Constantinides, G., Cheung, P.: Removed for blind review. In: Proceedings. International Conference on Field Programmable Logic and Applications, pp. 341\u2013346 (2005)"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: VPR: A New Packing Placement and Routing Tool for FPGA Research. In: Workshop on Field-Programmable Logic and Applications, vol.\u00a02(1), pp. 3\u2013222 (1997)","DOI":"10.1007\/3-540-63465-7_226"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Hutton, M.: FPGA Architecture Design Methodology. In: Proceedings. In: International Conference on Field Programmable Logic and Applications, p.\u00a01 (August 2006)","DOI":"10.1109\/FPL.2006.311187"},{"key":"15_CR5","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1145\/1117201.1117205","volume-title":"Proceedings. 14th International Symposium on Field Programmable Gate Arrays","author":"I. Kuon","year":"2006","unstructured":"Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. In: Proceedings. 14th International Symposium on Field Programmable Gate Arrays, pp. 21\u201330. ACM, New York (2006)"},{"key":"15_CR6","unstructured":"He, J., Rose, J.: Advantages of heterogeneous logic block architecture for FPGAs. In: Proceedings Custom Integrated Circuits Conference, pp. 7\u20134 (1993)"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Takouda, P., Anjos, M., Vannelli, A.: Global lower bounds for the VLSI macrocell floorplanning problem using semidefinite optimization. In: Proceedings. Fifth International Workshop on System-on-Chip for Real-Time Applications, pp. 275\u2013280 (2005)","DOI":"10.1109\/IWSOC.2005.69"},{"issue":"4","key":"15_CR8","doi-asserted-by":"publisher","first-page":"629","DOI":"10.1287\/opre.51.4.629.16096","volume":"51","author":"H. Sherali","year":"2003","unstructured":"Sherali, H., Fraticelli, B., Meller, R.: Enhanced Model Formulations for Optimal Facility Layout. Operations Research\u00a051(4), 629 (2003)","journal-title":"Operations Research"},{"key":"15_CR9","unstructured":"Feng, Y., Mehta, D.: Heterogeneous Floorplanning for FPGAs. In: Proceedings IEEE International Conference on VLSI Design, pp. 257\u2013262 (2006)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00641-8_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,6]],"date-time":"2019-03-06T15:30:53Z","timestamp":1551886253000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00641-8_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642006401","9783642006418"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00641-8_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}