{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T04:46:08Z","timestamp":1764305168700},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642006401"},{"type":"electronic","value":"9783642006418"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00641-8_20","type":"book-chapter","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T13:41:46Z","timestamp":1236346906000},"page":"193-203","source":"Crossref","is-referenced-by-count":32,"title":["Improving Throughput of AES-GCM with Pipelined Karatsuba Multipliers on FPGAs"],"prefix":"10.1007","author":[{"given":"Gang","family":"Zhou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harald","family":"Michalik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L\u00e1szl\u00f3","family":"Hinsenkamp","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"20_CR1","unstructured":"McGrew, D.A., Viega, J.: The Galois\/Counter Mode of Operation (GCM). Updated submission to NIST, Modes of Operation Process (May 2005)"},{"key":"20_CR2","unstructured":"NIST, Recommendation for Block Cipher Modes of Operation: Galois\/Counter Mode (GCM) and GMAC. NIST Special Publication 800-38D (November 2007)"},{"key":"20_CR3","unstructured":"NIST, Advanced Encryption Standard (AES). FIPS Publication 197 (November 26, 2001)"},{"key":"20_CR4","doi-asserted-by":"crossref","unstructured":"Viega, J., McGrew, D.: The Use of Galois\/Counter Mode (GCM) in IPsec Encapsulating Security Payload. RFC 4106 (2005)","DOI":"10.17487\/rfc4106"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"McGrew, D., Viega, J.: The Use of Galois Message Authentication Code (GMAC) in IPsec ESP and AH. RFC 4543 (2006)","DOI":"10.17487\/rfc4543"},{"key":"20_CR6","unstructured":"IEEE, 802.1AE - Media Access Control (MAC) Security (2006)"},{"key":"20_CR7","unstructured":"IEEE, P1619.1, Standard for Authenticated Encryption with Length Expansion for Storage Devices (2006)"},{"key":"20_CR8","unstructured":"INCITS, Fibre Channel Security Protocols, REC 1.74 (2006)"},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"Jaervinen, K.U., Tommiska, M.T., Skyttae, J.O.: A Fully Pipelined Memoryless 17.8Gbps AES-128 Encrypto. FPGA (2003)","DOI":"10.1145\/611847.611848"},{"key":"20_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"334","DOI":"10.1007\/978-3-540-45238-6_27","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"F.-X. Standaert","year":"2003","unstructured":"Standaert, F.-X., Rouvroy, G., Quisquater, J.-J., Legat, J.-D.: Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 334\u2013350. Springer, Heidelberg (2003)"},{"issue":"9","key":"20_CR11","doi-asserted-by":"publisher","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","volume":"12","author":"X. Zhang","year":"2004","unstructured":"Zhang, X., Parhi, K.K.: High-Speed VLSI Architectures for the AES Algorithm. IEEE Transaction on VLSI\u00a012(9), 957\u2013967 (2004)","journal-title":"IEEE Transaction on VLSI"},{"key":"20_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1007\/11545262_31","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"T. Good","year":"2005","unstructured":"Good, T., Benaissa, M.: AES on FPGA: from the fastest to the smallest. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 427\u2013440. Springer, Heidelberg (2005)"},{"key":"20_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1007\/978-3-540-68164-9_2","volume-title":"Progress in Cryptology \u2013 AFRICACRYPT 2008","author":"P. Bulens","year":"2008","unstructured":"Bulens, P., Standaert, F.-X., Quisquater, J.-J., Pellegrin, P., Rouvroy, G.: Implementation of the AES-128 on Virtex-5 FPGAs. In: Vaudenay, S. (ed.) AFRICACRYPT 2008. LNCS, vol.\u00a05023, pp. 16\u201326. Springer, Heidelberg (2008)"},{"key":"20_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"227","DOI":"10.1007\/978-3-540-74735-2_16","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"S. Lemsitzer","year":"2007","unstructured":"Lemsitzer, S., Wolkerstorfer, J., Felber, N., Braendli, M.: Multi-gigabit GCM-AES Architecture Optimized for FPGAs. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol.\u00a04727, pp. 227\u2013238. Springer, Heidelberg (2007)"},{"key":"20_CR15","doi-asserted-by":"crossref","unstructured":"Zhou, G., Michalik, H., Hinsenkamp, L.: Efficient and High-Throughput Implementations of AES-GCM on FPGAs. In: Proceedings of International Conference on Field Programmable Technology, ICFPT 2007, pp. 185\u2013192 (December 2007)","DOI":"10.1109\/FPT.2007.4439248"},{"key":"20_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1007\/978-3-540-75496-1_8","volume-title":"Information Security","author":"A. Satoh","year":"2007","unstructured":"Satoh, A., Sugawara, T., Aoki, T.: High-speed Pipelined Hardware architecture for Galois Counter Mode. In: Garay, J.A., Lenstra, A.K., Mambo, M., Peralta, R. (eds.) ISC 2007. LNCS, vol.\u00a04779, pp. 118\u2013129. Springer, Heidelberg (2007)"},{"key":"20_CR17","doi-asserted-by":"crossref","unstructured":"Satoh, A.: High-speed hardware architectures for authenticated encryption mode GCM. In: Proceedings IEEE International Symposium on Circuits and Systems (ISCAS) (May 2006)","DOI":"10.1109\/ISCAS.2006.1693712"},{"key":"20_CR18","unstructured":"Xilinx, Virtex-4 User Guide, V2.3 (August 2007), http:\/\/www.xilinx.com"},{"key":"20_CR19","unstructured":"Xilinx, Virtex-5 User Guide, V3.3 (Feburary 2008), http:\/\/www.xilinx.com"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00641-8_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,18]],"date-time":"2019-05-18T13:46:46Z","timestamp":1558187206000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00641-8_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642006401","9783642006418"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00641-8_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}