{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:30:29Z","timestamp":1725528629312},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642006401"},{"type":"electronic","value":"9783642006418"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00641-8_21","type":"book-chapter","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T08:41:46Z","timestamp":1236328906000},"page":"204-215","source":"Crossref","is-referenced-by-count":12,"title":["Compiling Techniques for Coarse Grained Runtime Reconfigurable Architectures"],"prefix":"10.1007","author":[{"given":"Mythri","family":"Alle","sequence":"first","affiliation":[]},{"given":"Keshavan","family":"Varadarajan","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Fell","sequence":"additional","affiliation":[]},{"given":"S. K.","family":"Nandy","sequence":"additional","affiliation":[]},{"given":"Ranjani","family":"Narayan","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"21_CR1","doi-asserted-by":"crossref","unstructured":"Alle, M., Varadarajan, K., Joseph, N., Reddy, C.R., Fell, A., Nandy, S.K., Narayan, R.: Synthesis of Application Accelerators on Runtime Reconfigurable Hardware. In: ASAP 2008: Proceedings of the 19th IEEE International Conference on Application specific Systems, Architectures and Processors (2008)","DOI":"10.1109\/ASAP.2008.4580147"},{"issue":"2","key":"21_CR2","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1016\/0743-7315(91)90016-3","volume":"12","author":"M. Beck","year":"1991","unstructured":"Beck, M., Johnson, R., Pingali, K.: From Control Flow to Data Flow. Journal of Parallel and Distributed Computing\u00a012(2), 118\u2013129 (1991)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"21_CR3","doi-asserted-by":"crossref","unstructured":"Lattner, C., Adve, V.: LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In: CGO 2004: Proceedings of the international symposium on Code generation and optimization, Washington, DC, USA (2004)","DOI":"10.1109\/CGO.2004.1281665"},{"issue":"4","key":"21_CR4","doi-asserted-by":"publisher","first-page":"451","DOI":"10.1145\/115372.115320","volume":"13","author":"R. Cytron","year":"1991","unstructured":"Cytron, R., Ferrante, J., Rosen, B.K., Wegman, M.N., Zadeck, F.K.: Efficiently Computing Static Single Assignment Form and the Control Dependence Graph. ACM Transactions on Programming Languages and Systems\u00a013(4), 451\u2013490 (1991)","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Dennis, J.B., Gao, G.R.: An efficient pipelined dataflow processor architecture. In: Supercomputing 1988: Proceedings of the 1988 ACM\/IEEE conference on Supercomputing, Los Alamitos, CA, USA (1988)","DOI":"10.1109\/SUPERC.1988.44674"},{"issue":"1","key":"21_CR6","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1016\/0743-7315(89)90041-5","volume":"6","author":"G.R. Gao","year":"1989","unstructured":"Gao, G.R.: Algorithmic aspects of balancing techniques for pipelined data flow code generation. J. Parallel Distrib. Comput.\u00a06(1), 39\u201361 (1989)","journal-title":"J. Parallel Distrib. Comput."},{"issue":"5","key":"21_CR7","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1109\/MDT.2005.99","volume":"22","author":"K. Goossens","year":"2005","unstructured":"Goossens, K., Dielissen, J., Radulescu, A.: \u00c6thereal Network on Chip: Concepts, Architectures and Implementations. IEEE Design & Test of Computers\u00a022(5), 414\u2013421 (2005)","journal-title":"IEEE Design & Test of Computers"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Gupta, S., Dutt, N., Gupta, R., Nicolau, A.: Spark: A high-level synthesis framework for applying parallelizing compiler transformations. In: Proceedings of 16th International Conference on VLSI Design, pp. 461\u2013466 (2003)","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"21_CR9","doi-asserted-by":"crossref","unstructured":"Inagami, Y., Foley, J.F.: The specification of a new Manchester Dataflow Machine. In: ICS 1989: Proceedings of the 3rd International Conference on Supercomputing, New York, NY, USA (1989)","DOI":"10.1145\/318789.318830"},{"key":"21_CR10","unstructured":"Joseph, N., Ramesh Reddy, C., Varadarajan, K., Alle, M., Fell, A., Nandy, S.K., Narayan, R.: RECONNECT: A NoC for polymorphic ASICs using a Low Overhead Single Cycle Router. In: ASAP 2008: Proceedings of the 19th IEEE International Conference on Application specific Systems, Architectures and Processors (2008)"},{"key":"21_CR11","doi-asserted-by":"crossref","unstructured":"Mahlke, S.A., Lin, D.C., Chen, W.Y., Hank, R.E., Bringmann, R.A.: Effective Compiler Support for Predicated Execution Using the Hyperblock. In: MICRO 25: Proceedings of the 25th Annual International Symposium on Microarchitecture, Portland, Oregon, December 1\u20134 (1992)","DOI":"10.1109\/MICRO.1992.696999"},{"key":"21_CR12","unstructured":"Mentor Graphics. Catapult C synthesis, http:\/\/www.mentor.com\/products\/esl\/high_level_synthesis\/catapult_synthesis\/"},{"key":"21_CR13","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1145\/1152154.1152184","volume-title":"15th PACT 2006: Proceedings of the 15th International Conference on Parallel Architecture and Compilation Techniques","author":"A. Petersen","year":"2006","unstructured":"Petersen, A., Putnam, A., Mercaldi, M., Schwerin, A., Eggers, S.J., Swanson, S., Oskin, M.: Reducing control overhead in dataflow architectures. In: Altman, E., Skadron, K., Zorn, B.G. (eds.) 15th PACT 2006: Proceedings of the 15th International Conference on Parallel Architecture and Compilation Techniques, Seattle, Washington, USA, pp. 182\u2013191. ACM, New York (2006)"},{"issue":"6","key":"21_CR14","doi-asserted-by":"publisher","first-page":"509","DOI":"10.1109\/TC.1978.1675141","volume":"C-27","author":"S.B. Akers","year":"1978","unstructured":"Akers, S.B.: Binary Decision Diagrams. IEEE Transactions on Computers\u00a0C-27(6), 509\u2013516 (1978)","journal-title":"IEEE Transactions on Computers"},{"key":"21_CR15","doi-asserted-by":"crossref","unstructured":"Satrawala, A.N., Varadarajan, K., Alle, M., Nandy, S.K., Narayan, R.: REDEFINE: Architecture of a SOC Fabric for Runtime Composition of Computation Structures. In: FPL 2007: Proceedings of the International Conference on Field Programmable Logic and Applications (August 2007)","DOI":"10.1109\/FPL.2007.4380716"},{"issue":"2","key":"21_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1233307.1233308","volume":"25","author":"S. Swanson","year":"2007","unstructured":"Swanson, S., Schwerin, A., Mercaldi, M., Petersen, A., Putnam, A., Michelson, K., Oskin, M., Eggers, S.J.: The WaveScalar architecture. ACM Transactions on Computer Systems\u00a025(2), 1\u201354 (2007)","journal-title":"ACM Transactions on Computer Systems"},{"key":"21_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"275","DOI":"10.1007\/3-540-44687-7_29","volume-title":"Field-Programmable Logic and Applications","author":"S. Vassiliadis","year":"2001","unstructured":"Vassiliadis, S., Wong, S., Cotofana, S.: The molen rho-mu-coded processor. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, pp. 275\u2013285. Springer, Heidelberg (2001)"},{"key":"21_CR18","unstructured":"Kathail Vinod, A., Pingali, K.: A Dataflow Architecure with tagged Tokens. Technical Report MIT\/LCS\/TM-174, Massachusetts Institute of Technology, Laboratory for Computer Science (September 1980)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00641-8_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,2]],"date-time":"2021-10-02T16:34:25Z","timestamp":1633192465000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00641-8_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642006401","9783642006418"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00641-8_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}