{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:30:36Z","timestamp":1725528636266},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642006401"},{"type":"electronic","value":"9783642006418"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00641-8_27","type":"book-chapter","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T13:41:46Z","timestamp":1236346906000},"page":"268-274","source":"Crossref","is-referenced-by-count":4,"title":["Memory Sharing Approach for TMR Softcore Processor"],"prefix":"10.1007","author":[{"given":"Yoshihiro","family":"Ichinomiya","sequence":"first","affiliation":[]},{"given":"Shiro","family":"Tanoue","sequence":"additional","affiliation":[]},{"given":"Tomoyuki","family":"Ishida","sequence":"additional","affiliation":[]},{"given":"Motoki","family":"Amagasaki","sequence":"additional","affiliation":[]},{"given":"Morihiro","family":"Kuga","sequence":"additional","affiliation":[]},{"given":"Toshinori","family":"Sueyoshi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"27_CR1","volume-title":"Fault-Tolerance Techniques for SRAM-based FPGAs","author":"F.L. Kastensmidt","year":"2006","unstructured":"Kastensmidt, F.L., Carro, L., Reis, R.: Fault-Tolerance Techniques for SRAM-based FPGAs. Springer, Heidelberg (2006)"},{"key":"27_CR2","doi-asserted-by":"crossref","unstructured":"Asadi, G., Tahoori, M.B.: Soft Error Rate Estimation and Mitigation for SRAM-Based FPGAs. In: Proc. of the 2005 ACM\/SIGDA 13th int\u2019l symposium on Field-programmable gate arrays (FPGA 2005), pp.149\u2013160 (February 2005)","DOI":"10.1145\/1046192.1046212"},{"key":"27_CR3","unstructured":"Vasudevan, V., Waldeck, P., Mehta, H., Bergmann, N.: Implementation of a Triple Modular Redundant FPGA based Safety Critical System for reliable software execution. In: Proceedings of the 11th Australian workshop on Safety critical systems and software (SCS 2006), pp.113\u2013119 (2006)"},{"key":"27_CR4","unstructured":"Xilinx Inc, Platform Specification Format Reference Manual (2007)"},{"key":"27_CR5","unstructured":"TOPPERS Project (2008), \n                    \n                      http:\/\/www.toppers.jp\/jsp-kernel.html"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00641-8_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,6]],"date-time":"2019-03-06T15:56:19Z","timestamp":1551887779000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00641-8_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642006401","9783642006418"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00641-8_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}