{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:34:12Z","timestamp":1761647652497,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642006401"},{"type":"electronic","value":"9783642006418"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00641-8_8","type":"book-chapter","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T13:41:46Z","timestamp":1236346906000},"page":"50-61","source":"Crossref","is-referenced-by-count":36,"title":["A Protocol for Secure Remote Updates of FPGA Configurations"],"prefix":"10.1007","author":[{"given":"Saar","family":"Drimer","sequence":"first","affiliation":[]},{"given":"Markus G.","family":"Kuhn","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Parelkar, M.M., Gaj, K.: Implementation of EAX mode of operation for FPGA bitstream encryption and authentication. In: Field Programmable Technology, pp. 335\u2013336 (December 2005)","DOI":"10.1109\/FPT.2005.1568588"},{"key":"8_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1007\/978-3-540-71431-6_7","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"S. Drimer","year":"2007","unstructured":"Drimer, S.: Authentication of FPGA bitstreams: why and how. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARCS 2007. LNCS, vol.\u00a04419, pp. 73\u201384. Springer, Heidelberg (2007)"},{"key":"8_CR3","unstructured":"Xilinx Inc., http:\/\/www.xilinx.com"},{"key":"8_CR4","unstructured":"Lattice Semiconductor Corp., http:\/\/www.latticesemi.com"},{"key":"8_CR5","unstructured":"Altera Corp., http:\/\/www.altera.com"},{"key":"8_CR6","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1145\/1344671.1344729","volume-title":"ACM\/SIGDA Symposium on Field Programmable Gate Arrays","author":"J.B. Note","year":"2008","unstructured":"Note, J.B., Rannaud, \u00c9.: From the bitstream to the netlist. In: ACM\/SIGDA Symposium on Field Programmable Gate Arrays, pp. 264\u2013264. ACM, New York (2008)"},{"key":"8_CR7","unstructured":"Trimberger, S.M., Conn, R.O.: Remote field upgrading of programmable logic device configuration data via adapter connected to target memory socket. United States Patent\u00a07, 269, 724 (September 2007)"},{"issue":"2","key":"8_CR8","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1016\/j.micpro.2006.02.001","volume":"31","author":"J. Castillo","year":"2007","unstructured":"Castillo, J., Huerta, P., Mart\u00ednez, J.I.: Secure IP downloading for SRAM FPGAs. Microprocessors and Microsystems\u00a031(2), 77\u201386 (2007)","journal-title":"Microprocessors and Microsystems"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Fong, R.J., Harper, S.J., Athanas, P.M.: A versatile framework for FPGA field updates: an application of partial self-reconfiguration. In: IEEE International Workshop on Rapid Systems Prototyping, pp. 117\u2013123 (2003)","DOI":"10.1109\/IWRSP.2003.1207038"},{"key":"8_CR10","unstructured":"Drimer, S.: Volatile FPGA design security \u2013 a survey (v0.96) (April 2008), http:\/\/www.cl.cam.ac.uk\/~sd410\/papers\/fpga_security.pdf"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Beno\u00eet, B., Reouven, E., Lionel, T.: Secure FPGA configuration architecture preventing system downgrade. In: Field Programmable Logic, pp. 317\u2013322 (September 2008)","DOI":"10.1109\/FPL.2008.4629951"},{"key":"8_CR12","volume-title":"IEEE Symposium on Field-Programmable Custom Computing Machines","author":"S. Drimer","year":"2008","unstructured":"Drimer, S., G\u00fcneysu, T., Paar, C.: DSPs, BRAMs and a pinch of logic: new recipes for AES on FPGAs. In: IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE, Los Alamitos (2008)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00641-8_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T02:07:49Z","timestamp":1738980469000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00641-8_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642006401","9783642006418"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00641-8_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}