{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,9]],"date-time":"2025-02-09T05:18:50Z","timestamp":1739078330897,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642009037"},{"type":"electronic","value":"9783642009044"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00904-4_11","type":"book-chapter","created":{"date-parts":[[2009,4,21]],"date-time":"2009-04-21T06:39:49Z","timestamp":1240295989000},"page":"201-221","source":"Crossref","is-referenced-by-count":0,"title":["Complexity Effective Bypass Networks"],"prefix":"10.1007","author":[{"given":"Aneesh","family":"Aggarwal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal, V., Hrishikesh, M.S., Keckler, S.W., Burger, D.: Clock rate versus IPC: the end of the road for conventional microarchitectures. In: Proceedings of International Symposium on Computer Architecture (ISCA-27) (2000)","DOI":"10.1145\/339647.339691"},{"key":"11_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1007\/978-3-540-30474-6_36","volume-title":"High Performance Computing - HiPC 2004","author":"A. Aggarwal","year":"2004","unstructured":"Aggarwal, A.: Single FU bypass networks for high clock rate superscalar processors. In: Boug\u00e9, L., Prasanna, V.K. (eds.) HiPC 2004. LNCS, vol.\u00a03296, pp. 319\u2013332. Springer, Heidelberg (2004)"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Ahuja, P., Clark, D., Rogers, A.: The performance impact of incomplete bypassing in processor pipelines. In: Proc. of Intl. Symp. on Microarchitecture (1995)","DOI":"10.1109\/MICRO.1995.476811"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Bloch, E.: The Engineering Design of the Stretch Computer. In: Proceedings of Eastern Joint Computer Conference (1959)","DOI":"10.1145\/1460299.1460304"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Brown, M., Stark, J., Patt, Y.: Select-free Instruction Scheduling Logic. In: Proceedings of International Symposium on Microarchitecture (Micro-34) (2001)","DOI":"10.1109\/MICRO.2001.991119"},{"key":"11_CR6","volume-title":"Computer Architecture: A Quantitative Approach","author":"J. Hennessy","year":"2002","unstructured":"Hennessy, J., Patterson, D.: Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, San Francisco (2002)"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Palacharla, S., Jouppi, N.P., Smith, J.E.: Complexity-Effective Superscalar Processors. In: Proc. of Int\u2019l. Symp. on Computer Architecture (1997)","DOI":"10.1145\/264107.264201"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Hinton, G., et al.: A 0.18-um CMOS IA-32 Processor With a 4-GHz Integer Execution Unit. IEEE Journal of Solid-State Circuits\u00a036(11) (November 2001)","DOI":"10.1109\/4.962281"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Sankaralingam, K., Singh, V., Keckler, S., Burger, D.: Routed Inter-ALU Networks for ILP Scalability and Performance. In: Proceedings of International Conference on Computer Design (ICCD) (2003)","DOI":"10.1109\/ICCD.2003.1240891"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Sprangle, E., Carmean, D.: Increasing Processor Performance by Implementing Deeper Pipelines. In: Proc. of Int\u2019l. Symp. on Computer Architecture (2002)","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"Stark, J., Brown, M., Patt, Y.: On Pipelining Dynamic Instruction Scheduling Logic. In: Proc. of International Symp. on Microarchitecture (2000)","DOI":"10.1145\/360128.360136"},{"key":"11_CR12","unstructured":"The National Technology Roadmap for Semiconductors, Semiconductor Industry Association (2001)"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Rotenberg, E., et al.: Trace Processors. In: Proc. of Int\u2019l. Symp. on Microarchitecture (1997)","DOI":"10.1109\/MICRO.1997.645805"},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"Leibholz, D., Razdan, R.: The Alpha 21264: A 500 MHz Out-of-Order Execution Microprocessor. In: Proceedings of Compcon., pp. 28\u201336 (1997)","DOI":"10.1109\/CMPCON.1997.584667"},{"key":"11_CR15","unstructured":"Farkas, K., et al.: The Multicluster Architecture: Reducing Cycle Time Through Partitioning. In: Proc. of Int\u2019l. Sym. on Microarchitecture (1997)"},{"key":"11_CR16","unstructured":"Canal, R., Parcerisa, J.M., Gonzalez, A.: Dynamic Cluster Assignment Mechanisms. In: Proc. of Int\u2019l. Symp. on High-Performance Computer Architecture (2000)"},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"Baniasadi, A., Moshovos, A.: Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors. In: Proceedings of International Symposium on Microarchitecture (MICRO-33) (2000)","DOI":"10.1145\/360128.360165"},{"key":"11_CR18","doi-asserted-by":"crossref","unstructured":"Parcerisa, J.M., Sahuquillo, J., Gonzalez, A., Duato, J.: Efficient Interconnects for Clustered Microarchitectures. In: Proceedings of International Symposium on Parallel Architectures and Compiler Techniques (PACT-11) (2002)","DOI":"10.1109\/PACT.2002.1106028"},{"key":"11_CR19","doi-asserted-by":"crossref","unstructured":"Nagarajan, R., et al.: A design space evaluation of grid processor architectures. In: Proceedings of International Symposium on Microarchitecture (Micro-34) (2001)","DOI":"10.1109\/MICRO.2001.991104"},{"issue":"9","key":"11_CR20","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/2.612254","volume":"30","author":"E. Waingold","year":"1997","unstructured":"Waingold, E., et al.: Baring it all to software: RAW machines. IEEE Computer\u00a030(9), 86\u201393 (1997)","journal-title":"IEEE Computer"},{"key":"11_CR21","doi-asserted-by":"crossref","unstructured":"Fillo, M., et al.: The M-Machine Multicomputer. In: Proceedings of International Symposium on Microarchitecture (Micro-28) (1995)","DOI":"10.1109\/MICRO.1995.476822"},{"key":"11_CR22","doi-asserted-by":"crossref","unstructured":"Aggarwal, A., Franklin, M.: Instruction Replication: Reducing Delays due to Inter-Communication Latency. In: Proceedings of International Symposium on Parallel Architectures and Compiler Techniques (PACT) (2003)","DOI":"10.1109\/PACT.2003.1238001"},{"key":"11_CR23","doi-asserted-by":"crossref","unstructured":"Gowan, M.K., et al.: Power Considerations in the Design of the Alpha 21264 Microprocessor. In: Proceedings of Design Automation Conference (DAC) (1998)","DOI":"10.1145\/277044.277226"},{"key":"11_CR24","doi-asserted-by":"crossref","unstructured":"Tiwari, V., et al.: Reducing Power in High-performance Microprocessors. In: Proceedings of Design Automation Conference (DAC) (1998)","DOI":"10.1145\/277044.277227"},{"key":"11_CR25","unstructured":"Burger, D., Austin, T.: The Simplescalar Tool Set. Technical Report, Computer Sciences Department, University of Wisconsin (June 1997)"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers II"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00904-4_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,9]],"date-time":"2025-02-09T03:08:50Z","timestamp":1739070530000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00904-4_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642009037","9783642009044"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00904-4_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}