{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:07:48Z","timestamp":1725530868312},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642009037"},{"type":"electronic","value":"9783642009044"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00904-4_12","type":"book-chapter","created":{"date-parts":[[2009,4,21]],"date-time":"2009-04-21T06:39:49Z","timestamp":1240295989000},"page":"222-241","source":"Crossref","is-referenced-by-count":10,"title":["A Context-Parameterized Model for Static Analysis of Execution Times"],"prefix":"10.1007","author":[{"given":"Christine","family":"Rochange","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Sainrat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Alt, M., Ferdinand, C., Martin, F., Wilhelm, R.: Cache Behavior Prediction by Abstract Interpretation. In: Static Analysis Symposium (1996)","DOI":"10.1007\/3-540-61739-6_33"},{"key":"12_CR2","doi-asserted-by":"crossref","unstructured":"Bate, I., Reutemann, R.: Efficient Integration of Bimodal Branch Prediction and Pipeline Analysis. In: 11th IEEE Int\u2019l. Conf. on Embedded and Real-Time Computing Systems and Applications (2005)","DOI":"10.1109\/RTCSA.2005.41"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Barre, J., Landet, C., Rochange, C., Sainrat, P.: Modeling Instruction-Level Parallelism for WCET Evaluation. In: 12th IEEE Int\u2019l. Conf. on Embedded and Real-Time Systems and Applications (2006)","DOI":"10.1109\/RTCSA.2006.44"},{"key":"12_CR4","unstructured":"Cass\u00e9, H., Sainrat, P.: OTAWA, a framework for experimenting WCET computations. In: 3rd European Congress on Embedded Real-Time Software (2006)"},{"key":"12_CR5","volume-title":"Real-Time Systems","author":"A. Colin","year":"2000","unstructured":"Colin, A., Puaut, I.: Worst Case Execution Time Analysis for a Processor with Branch Prediction. In: Real-Time Systems, vol.\u00a018(2). Kluwer, Dordrecht (2000)"},{"key":"12_CR6","unstructured":"Engblom, J., Ermedahl, A., Sj\u00f6din, M., Gustafsson, J., Hansson, H.: Towards Industry-Strength Worst Case Execution Time Analysis. ASTEC 99\/02 Report (1999)"},{"key":"12_CR7","unstructured":"Engblom, J.: Processor Pipelines and and Static Worst-Case Execution Time Analysis. Ph.D. thesis, University of Uppsala (2002)"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"Li, Y.-T.S., Malik, S.: Performance Analysis of Embedded Software using Implicit Path Enumeration. In: Workshop on Languages, Compilers, and Tools for Real-time Systems (1995)","DOI":"10.1145\/216636.216666"},{"key":"12_CR9","unstructured":"Li, X., Roychoudhury, A., Mitra, T.: Modeling Out-of-Order Processors for Software Timing Analysis. In: IEEE Real-Time Systems Symposium (2004)"},{"key":"12_CR10","volume-title":"Real-Time Systems","author":"X. Li","year":"2006","unstructured":"Li, X., Roychoudhury, A., Mitra, T.: Modeling out-of-order processors for WCET analysis. In: Real-Time Systems, vol.\u00a034(3). Kluwer, Dordrecht (2006)"},{"key":"12_CR11","volume-title":"Real-Time Systems","author":"T. Lundqvist","year":"1999","unstructured":"Lundqvist, T., Stenstr\u00f6m, P.: An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic Execution. In: Real-Time Systems, vol.\u00a017(2-3). Kluwer, Dordrecht (1999)"},{"key":"12_CR12","unstructured":"Thesing, S.: Safe and Precise WCET Determination by Abstract Interpretation of Pipeline Models. PhD thesis, Universit\u00e4t des Saarlandes (2004)"},{"key":"12_CR13","unstructured":"http:\/\/archi.snu.ac.kr\/realtime\/benchmark\/"},{"key":"12_CR14","unstructured":"Gustafsson, J.: WCET Challenge 2006. Technical Report of M\u00e4rladalen University (2007)"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers II"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00904-4_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T15:58:44Z","timestamp":1558281524000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00904-4_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642009037","9783642009044"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00904-4_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}