{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,9]],"date-time":"2025-02-09T05:18:47Z","timestamp":1739078327752,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":40,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642009037"},{"type":"electronic","value":"9783642009044"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00904-4_13","type":"book-chapter","created":{"date-parts":[[2009,4,21]],"date-time":"2009-04-21T06:39:49Z","timestamp":1240295989000},"page":"242-268","source":"Crossref","is-referenced-by-count":1,"title":["Reexecution and Selective Reuse in Checkpoint Processors"],"prefix":"10.1007","author":[{"given":"Amit","family":"Golander","sequence":"first","affiliation":[]},{"given":"Shlomo","family":"Weiss","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"4","key":"13_CR1","doi-asserted-by":"publisher","first-page":"418","DOI":"10.1145\/1044823.1044826","volume":"1","author":"H. Akkary","year":"2004","unstructured":"Akkary, H., Rajwar, R., Srinivasan, S.T.: An analysis of a resource efficient checkpoint architecture. ACM Transactions on Architecture and Code Optimization\u00a01(4), 418\u2013444 (2004)","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Akkary, H., Srinivasan, S.T., Lai, K.: Recycling waste: Exploiting wrong-path execution to improve branch prediction. In: Proc. of the 17th annual Int\u2019l. Conf. on Supercomputing, pp. 12\u201321 (June 2003)","DOI":"10.1145\/782814.782819"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Akl, P., Moshovos, A.I.: Branchtap: improving performance with very few checkpoints through adaptive speculation control. In: Proc. of the 20th annual Int\u2019l. Conf. on Supercomputing, pp. 36\u201345 (June 2006)","DOI":"10.1145\/1183401.1183409"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Austin, T.M., Sohi, G.S.: Zero-cycle loads: microarchitecture support for reducing load latency. In: Proc. of the 28th annual Int\u2019l. Symp. on Microarchitecture, pp. 82\u201392 (November 1995)","DOI":"10.1109\/MICRO.1995.476815"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Bannon, P., Keller, J.: Internal architecture of Alpha 21164 microprocessor. In: COMPCON 1995: Proceedings of the 40th IEEE Computer Society International Conference, pp. 79\u201387 (1995)","DOI":"10.1109\/CMPCON.1995.512368"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Benowitz, E., Ercegovac, M., Fallah, F.: Reducing the latency of division operations with partial caching. In: Proc. of the 36th Asilomar Conf. on Signals, Systems and Computers, pp. 1598\u20131602 (November 2002)","DOI":"10.1109\/ACSSC.2002.1197047"},{"key":"13_CR7","unstructured":"Cher, C.Y., Vijaykumar, T.N.: Skipper: a microarchitecture for exploiting control-flow independence. In: Proc. of the 34th annual Int\u2019l. Symp. on Microarchitecture, pp. 4\u201315 (December 2001)"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Chou, Y.C., Fung, J., Shen, J.P.: Reducing branch misprediction penalties via dynamic control independence detection. In: Proc. of the 13th annual Int\u2019l. Conf. on Supercomputing, pp. 109\u2013118 (June 1999)","DOI":"10.1145\/305138.305175"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Citron, D., Feitelson, D.G.: Look it up or Do the math: An energy, area, and timing analysis of instruction reuse and memoization. In: Third Int\u2019l. Workshop on Power - Aware Computer Systems, pp. 101\u2013116 (December 2003)","DOI":"10.1007\/978-3-540-28641-7_8"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Collins, J.D., Tullsen, D.M., Wang, H.: Control flow optimization via dynamic reconvergence prediction. In: Proc. of the 37th annual Int\u2019l. Symp. on Microarchitecture, pp. 129\u2013140 (December 2004)","DOI":"10.1109\/MICRO.2004.13"},{"issue":"4","key":"13_CR11","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1145\/1044823.1044825","volume":"1","author":"A. Cristal","year":"2004","unstructured":"Cristal, A., Santana, O.J., Valero, M., Martinez, J.F.: Toward kilo-instruction processors. ACM Transactions on Architecture and Code Optimization\u00a01(4), 389\u2013417 (2004)","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Gandhi, A., Akkary, H., Rajwar, R., Srinivasan, S.T., Lai, K.: Scalable load and store processing in latency tolerant processors. In: Proc. of the 32nd annual Int\u2019l. Symp. on Computer Architecture, pp. 446\u2013457 (June 2005)","DOI":"10.1109\/ISCA.2005.46"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"Gandhi, A., Akkary, H., Srinivasan, S.T.: Reducing branch misprediction penalty via selective branch recovery. In: Proc. of the 10th IEEE Int\u2019l. Symp. on High-Performance Computer Architecture, pp. 254\u2013264 (February 2004)","DOI":"10.1109\/HPCA.2004.10004"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Golander, A., Weiss, S.: Hiding the misprediction penalty of a resource-efficient high-performance processor. ACM Transactions on Architecture and Code Optimization (accepted) (to appear)","DOI":"10.1145\/1328195.1328201"},{"issue":"9","key":"13_CR15","doi-asserted-by":"publisher","first-page":"1277","DOI":"10.1109\/4.535411","volume":"31","author":"R. Gonzalez","year":"1996","unstructured":"Gonzalez, R., Horowitz, M.: Energy dissipation in general purpose microprocessors. IEEE Journal of Solid State Circuits\u00a031(9), 1277\u20131284 (1996)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"13_CR16","unstructured":"Gwennap, L.: Intel\u2019s P6 uses decoupled superscalar design. Microprocessor Report\u00a09(2) (1995)"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Jacobsen, E., Rotenberg, E., Smith, J.E.: Assigning confidence to conditional branch predictions. In: Proc. of the 29th annual Int\u2019l. Symp. on Microarchitecture, pp. 142\u2013152 (December 1996)","DOI":"10.1109\/MICRO.1996.566457"},{"issue":"2","key":"13_CR18","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/MM.2004.1289290","volume":"24","author":"R. Kalla","year":"2004","unstructured":"Kalla, R., Sinharoy, B., Tendler, J.M.: IBM POWER5 chip: A dual-core multithreaded processor. IEEE Micro.\u00a024(2), 40\u201347 (2004)","journal-title":"IEEE Micro."},{"issue":"2","key":"13_CR19","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/40.755465","volume":"19","author":"R.E. Kessler","year":"1999","unstructured":"Kessler, R.E.: The Alpha 21264 microprocessor. IEEE micro.\u00a019(2), 24\u201336 (1999)","journal-title":"IEEE micro."},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"Levitan, D., Thomas, T., Tu, P.: The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor. In: COMPCON 1995: Proceedings of the 40th IEEE Computer Society International Conference, p. 285 (1995)","DOI":"10.1109\/CMPCON.1995.512398"},{"key":"13_CR21","doi-asserted-by":"crossref","unstructured":"Lipasti, M.H., Shen, J.P.: Exceeding the dataflow limit via value prediction. In: Proc. of the 29th annual Int\u2019l. Symp. on Microarchitecture, pp. 226\u2013237 (December 1996)","DOI":"10.1109\/MICRO.1996.566464"},{"key":"13_CR22","doi-asserted-by":"crossref","unstructured":"Molina, C., Gonzalez, A., Tubella, J.: Dynamic removal of redundant computations. In: Proc. of the 13th annual Int\u2019l. Conf. on Supercomputing, pp. 474\u2013481 (June 1999)","DOI":"10.1145\/305138.305239"},{"key":"13_CR23","doi-asserted-by":"crossref","unstructured":"Moshovos, A.I., Breach, S.E., Vijaykumar, T.N., Sohi, G.S.: Dynamic speculation and synchronization of data dependences. In: Proc. of the 24th annual Int\u2019l. Symp. on Computer Architecture, pp. 181\u2013193 (June 1997)","DOI":"10.1145\/264107.264189"},{"key":"13_CR24","doi-asserted-by":"crossref","unstructured":"Moshovos, A.I., Sohi, G.S.: Read-after-read memory dependence prediction. In: Proc. of the 32nd annual Int\u2019l. Symp. on Microarchitecture, pp. 177\u2013185 (November 1999)","DOI":"10.1109\/MICRO.1999.809455"},{"key":"13_CR25","doi-asserted-by":"crossref","unstructured":"Mutlu, O., Kim, H., Stark, J., Patt, Y.N.: On reusing the results of pre-executed instructions in a runahead execution processor. IEEE Computer Architecture Letters\u00a04 (2005)","DOI":"10.1109\/L-CA.2005.1"},{"issue":"2","key":"13_CR26","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1007\/BF02425917","volume":"2","author":"S.F. Oberman","year":"1996","unstructured":"Oberman, S.F., Flynn, M.J.: Reducing division latency with reciprocal caches. Reliable Computing\u00a02(2), 147\u2013153 (1996)","journal-title":"Reliable Computing"},{"key":"13_CR27","doi-asserted-by":"crossref","unstructured":"Pajuelo, A., Gonzalez, A., Valero, M.: Control-flow independence reuse via dynamic vectorization. In: 19th IEEE Int\u2019l. Parallel and Distributed Processing Symp., p. 21a (April 2005)","DOI":"10.1109\/IPDPS.2005.154"},{"key":"13_CR28","doi-asserted-by":"crossref","unstructured":"Richardson, S.E.: Exploiting trivial and redundant computation. In: Proc. of the 11th Symp. on Computer Arithmetic, pp. 220\u2013227 (June 1993)","DOI":"10.1109\/ARITH.1993.378089"},{"key":"13_CR29","doi-asserted-by":"crossref","unstructured":"Rotenberg, E., Jacobson, Q., Smith, J.: A study of control independence in superscalar processors. In: Proc. of the Fifth IEEE Int\u2019l. Symp. on High-Performance Computer Architecture, pp. 115\u2013124 (January 1999)","DOI":"10.1109\/HPCA.1999.744346"},{"key":"13_CR30","doi-asserted-by":"crossref","unstructured":"Roth, A., Sohi, G.S.: Squash reuse via a simplified implementation of register integration. Journal of Instruction-Level Parallelism\u00a03 (October 2001)","DOI":"10.1145\/360128.360151"},{"key":"13_CR31","doi-asserted-by":"crossref","unstructured":"Sarangi, S.R., Torrellas, J., Liu, W., Zhou, Y.: Reslice: Selective re-execution of long-retired misspeculated instructions using forward slicing. In: Proc. of the 38th annual Int\u2019l. Symp. on Microarchitecture, pp. 257\u2013270 (November 2005)","DOI":"10.1109\/MICRO.2005.28"},{"key":"13_CR32","unstructured":"Seznec, A., Michaud, P.: A case for (partially) TAgged GEometric history length branch prediction. Journal of Instruction-Level Parallelism\u00a08 (February 2006)"},{"issue":"5","key":"13_CR33","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1109\/12.4607","volume":"37","author":"J.E. Smith","year":"1988","unstructured":"Smith, J.E., Pleszkun, A.R.: Implementing precise interrupts in pipelined processors. IEEE Transactions on Computers\u00a037(5), 562\u2013573 (1988)","journal-title":"IEEE Transactions on Computers"},{"key":"13_CR34","doi-asserted-by":"crossref","unstructured":"Sodani, A., Sohi, G.S.: Dynamic instruction reuse. In: Proc. of the 24th annual Int\u2019l. Symp. on Computer Architecture, pp. 194\u2013205 (June 1997)","DOI":"10.1145\/264107.264200"},{"issue":"5","key":"13_CR35","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MM.1994.363071","volume":"14","author":"S.P. Song","year":"1994","unstructured":"Song, S.P., Denman, M., Chang, J.: The PowerPC 604 RISC microprocessor. IEEE Micro.\u00a014(5), 8\u201317 (1994)","journal-title":"IEEE Micro."},{"key":"13_CR36","doi-asserted-by":"crossref","unstructured":"Suresh, B., Chaterjee, B., Harinath, R.: Synthesizable RAM-alternative to low configuration compiler memory for die area reduction. In: Proc. of the 13th Int\u2019l. Conf. on VLSI Design, pp. 512\u2013517 (2000)","DOI":"10.1109\/ICVD.2000.812659"},{"key":"13_CR37","unstructured":"Tarjan, D., Thoziyoor, S., Jouppi, N.P.: Cacti 4.0. Technical Report HPL-2006-86, HP Laboratories Palo Alto (June 2006)"},{"issue":"2","key":"13_CR38","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/40.491460","volume":"16","author":"K.C. Yeager","year":"1996","unstructured":"Yeager, K.C.: The MIPS R10000 superscalar microprocessor. IEEE micro.\u00a016(2), 28\u201340 (1996)","journal-title":"IEEE micro."},{"key":"13_CR39","doi-asserted-by":"crossref","unstructured":"Yi, J.J., Lilja, D.J.: Improving processor performance by simplifying and bypassing trivial computations. In: Proc. of the 20th Int\u2019l. Conf. on Computer Design, pp. 462\u2013465 (October 2002)","DOI":"10.1109\/ICCD.2002.1106814"},{"key":"13_CR40","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"481","DOI":"10.1007\/3-540-45706-2_65","volume-title":"Euro-Par 2002. Parallel Processing","author":"J.J. Yi","year":"2002","unstructured":"Yi, J.J., Sendag, R., Lilja, D.J.: Increasing instruction-level parallelism with instruction precomputation. In: Monien, B., Feldmann, R.L. (eds.) Euro-Par 2002. LNCS, vol.\u00a02400, pp. 481\u2013485. Springer, Heidelberg (2002)"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers II"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00904-4_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,9]],"date-time":"2025-02-09T03:08:38Z","timestamp":1739070518000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00904-4_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642009037","9783642009044"],"references-count":40,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00904-4_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}