{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,9]],"date-time":"2025-02-09T05:19:26Z","timestamp":1739078366349,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":34,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642009037"},{"type":"electronic","value":"9783642009044"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00904-4_14","type":"book-chapter","created":{"date-parts":[[2009,4,21]],"date-time":"2009-04-21T06:39:49Z","timestamp":1240295989000},"page":"269-285","source":"Crossref","is-referenced-by-count":2,"title":["Compiler Support for Code Size Reduction Using a Queue-Based Processor"],"prefix":"10.1007","author":[{"given":"Arquimedes","family":"Canedo","sequence":"first","affiliation":[]},{"given":"Ben","family":"Abderazek","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Sowa","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Liao, S.Y., Devadas, S., Keutzer, K.: Code density optimization for embedded DSP processors using data compression techniques. In: Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI 1995), p. 272 (1995)","DOI":"10.1109\/ARVLSI.1995.515626"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Wolfe, A., Chanin, A.: Executing compressed programs on an embedded RISC architecture. In: Proceedings of the 25th annual international symposium on Microarchitecture, pp. 81\u201391 (1992)","DOI":"10.1109\/MICRO.1992.697002"},{"issue":"4","key":"14_CR3","doi-asserted-by":"publisher","first-page":"449","DOI":"10.1145\/950162.950163","volume":"2","author":"A. Gordon-Ross","year":"2003","unstructured":"Gordon-Ross, A., Cotterell, S., Vahid, F.: Tiny instruction caches for low power embedded systems. ACM Transactions on Embedded Computing Systems (TECS)\u00a02(4), 449\u2013481 (2003)","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"14_CR4","unstructured":"Koopman, P.J.: Stack Computers: the new wave. Ellis Horwood (1989)"},{"key":"14_CR5","unstructured":"Vijaykrishnan, N.: Issues in the Design of a Java Processor Architecture. PhD thesis, University of South Florida (1998)"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Shi, H., Bailey, C.: Investigating Available Instruction Level Parallelism for Stack Based Machine Architectures. In: Proceedings of the Digital System Design, EUROMICRO Systems on (DSD 2004), pp. 112\u2013120 (2004)","DOI":"10.1109\/DSD.2004.1333266"},{"issue":"3","key":"14_CR7","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1007\/s11227-005-0160-z","volume":"32","author":"M. Sowa","year":"2005","unstructured":"Sowa, M., Abderazek, B., Yoshinaga, T.: Parallel Queue Processor Architecture Based on Produced Order Computation Model. Journal of Supercomputing\u00a032(3), 217\u2013229 (2005)","journal-title":"Journal of Supercomputing"},{"issue":"1","key":"14_CR8","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/s11227-006-6719-5","volume":"38","author":"B. Abderazek","year":"2006","unstructured":"Abderazek, B., Yoshinaga, T., Sowa, M.: High-Level Modeling and FPGA Prototyping of Produced Order Parallel Queue Processor Core. Journal of Supercomputing\u00a038(1), 3\u201315 (2006)","journal-title":"Journal of Supercomputing"},{"issue":"2","key":"14_CR9","doi-asserted-by":"crossref","first-page":"191","DOI":"10.3233\/EMC-2006-00028","volume":"2","author":"B. Abderazek","year":"2006","unstructured":"Abderazek, B., Kawata, S., Sowa, M.: Design and Architecture for an Embedded 32-bit QueueCore. Journal of Embedded Computing\u00a02(2), 191\u2013205 (2006)","journal-title":"Journal of Embedded Computing"},{"issue":"4","key":"14_CR10","doi-asserted-by":"publisher","first-page":"1510","DOI":"10.1137\/S0097539795280287","volume":"28","author":"L.S. Heath","year":"1999","unstructured":"Heath, L.S., Pemmaraju, S.V.: Stack and Queue Layouts of Directed Acyclic Graphs: Part I. SIAM Journal on Computing\u00a028(4), 1510\u20131539 (1999)","journal-title":"SIAM Journal on Computing"},{"key":"14_CR11","unstructured":"Canedo, A.: Code Generation Algorithms for Consumed and Produced Order Queue Machines. Master\u2019s thesis, University of Electro-Communications, Tokyo, Japan (September 2006)"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Goudge, L., Segars, S.: Thumb: Reducing the Cost of 32-bit RISC Performance in Portable and Consumer Applications. In: Proceedings of COMPCON 1996, pp. 176\u2013181 (1996)","DOI":"10.1109\/CMPCON.1996.501765"},{"key":"14_CR13","unstructured":"Kissel, K.: MIPS16: High-density MIPS for the embedded market. Technical report, Silicon Graphics MIPS Group (1997)"},{"key":"14_CR14","volume-title":"MIPS RISC Architecture","author":"G. Kane","year":"1992","unstructured":"Kane, G., Heinrich, J.: MIPS RISC Architecture. Prentice-Hall, Englewood Cliffs (1992)"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Krishnaswamy, A., Gupta, R.: Profile Guided Selection of ARM and Thumb Instructions. In: ACM SIGPLAN conference on Languages, Compilers, and Tools for Embedded Systems, pp. 56\u201364 (2002)","DOI":"10.1145\/513829.513840"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Halambi, A., Shrivastava, A., Biswas, P., Dutt, N., Nicolau, A.: An Efficient Compiler Technique for Code Size Reduction using Reduced Bit-width ISAs. In: Proceedings of the Conference on Design, Automation and Test in Europe, p. 402 (2002)","DOI":"10.1109\/DATE.2002.998305"},{"key":"14_CR17","series-title":"Lecture Notes in Computer Science","first-page":"33","volume-title":"Code Generation for a Dual Instruction Processor Based on Selective Code Transformation","author":"L. Sheayun","year":"2003","unstructured":"Sheayun, L., Jaejin, L., Min, S.: Code Generation for a Dual Instruction Processor Based on Selective Code Transformation. LNCS, pp. 33\u201348. Springer, Heidelberg (2003)"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Kwon, Y., Ma, X., Lee, H.J.: Pare: instruction set architecture for efficient code size reduction. Electronics Letters, 2098\u20132099 (1999)","DOI":"10.1049\/el:19991420"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Krishnaswamy, A., Gupta, R.: Enhancing the Performance of 16-bit Code Using Augmenting Instructions. In: Proceedings of the 2003 SIGPLAN Conference on Language, Compiler, and Tools for Embedded Systems, pp. 254\u2013264 (2003)","DOI":"10.1145\/780732.780767"},{"key":"14_CR20","unstructured":"Krishnaswamy, A.: Microarchitecture and Compiler Techniques for Dual Width ISA Processors. PhD thesis, University of Arizona (September 2006)"},{"key":"14_CR21","doi-asserted-by":"crossref","unstructured":"Preiss, B., Hamacher, C.: Data Flow on Queue Machines. In: 12th Int. IEEE Symposium on computer Architecture, pp. 342\u2013351 (1985)","DOI":"10.1145\/327070.327367"},{"key":"14_CR22","doi-asserted-by":"crossref","unstructured":"Okamoto, S.: Design of a Superscalar Processor Based on Queue Machine Computation Model. In: IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp. 151\u2013154 (1999)","DOI":"10.1109\/PACRIM.1999.799499"},{"key":"14_CR23","doi-asserted-by":"crossref","unstructured":"Wulf, W.: Evaluation of the WM Architecture. In: Proceedings of the 19th annual international symposium on Computer architecture, pp. 382\u2013390 (1992)","DOI":"10.1145\/146628.140402"},{"key":"14_CR24","doi-asserted-by":"crossref","unstructured":"Smelyanskiy, M.G., Tyson, S., Davidson, E.S.: Register queues: a new hardware\/software approach to efficientsoftware pipelining. In: Proceedings of Parallel Architectures and Compilation Techniques, pp. 3\u201312 (2000)","DOI":"10.1109\/PACT.2000.888255"},{"key":"14_CR25","unstructured":"Fernandes, M.: Using Queues for Register File Organization in VLIW Architectures. Technical Report ECS-CSG-29-97, University of Edinburgh (1997)"},{"key":"14_CR26","doi-asserted-by":"crossref","unstructured":"Schmit, H., Levine, B., Ylvisaker, B.: Queue Machines: Hardware Computation in Hardware. In: 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p. 152 (2002)","DOI":"10.1109\/FPGA.2002.1106670"},{"key":"14_CR27","unstructured":"Canedo, A., Abderazek, B., Sowa, M.: A GCC-based Compiler for the Queue Register Processor. In: Proceedings of International Workshop on Modern Science and Technology, pp. 250\u2013255 (May 2006)"},{"key":"14_CR28","unstructured":"Merrill, J.: GENERIC and GIMPLE: A New Tree Representation for Entire Functions. In: Proceedings of GCC Developers Summit, pp. 171\u2013180 (2003)"},{"key":"14_CR29","unstructured":"Novillo, D.: Design and Implementation of Tree SSA. In: Proceedings of GCC Developers Summit, pp. 119\u2013130 (2004)"},{"key":"14_CR30","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A free, commercially representative embedded benchmark suite. In: IEEE 4th Annual Workshop on Workload Characterization, pp. 3\u201314 (2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"14_CR31","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.: MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. In: 30th Annual International Symposium on Microarchitecture (Micro 1997), p. 330 (1997)"},{"key":"14_CR32","doi-asserted-by":"crossref","unstructured":"Patankar, V., Jain, A., Bryant, R.: Formal verification of an ARM processor. In: Twelfth International Conference On VLSI Design, pp. 282\u2013287 (1999)","DOI":"10.1109\/ICVD.1999.745161"},{"issue":"3","key":"14_CR33","first-page":"11","volume":"13","author":"D. Alpert","year":"1993","unstructured":"Alpert, D., Avnon, D.: Architecture of the Pentium microprocessor. Micro.\u00a013(3), 11\u201321 (1993)","journal-title":"Micro."},{"key":"14_CR34","doi-asserted-by":"crossref","unstructured":"Debray, S., Muth, R., Weippert, M.: Alias Analysis of Executable Code. In: Proceedings of the 25th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pp. 12\u201324 (1998)","DOI":"10.1145\/268946.268948"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers II"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00904-4_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,9]],"date-time":"2025-02-09T03:09:26Z","timestamp":1739070566000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00904-4_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642009037","9783642009044"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00904-4_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}