{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:07:42Z","timestamp":1725530862854},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642009037"},{"type":"electronic","value":"9783642009044"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00904-4_16","type":"book-chapter","created":{"date-parts":[[2009,4,21]],"date-time":"2009-04-21T06:39:49Z","timestamp":1240295989000},"page":"307-325","source":"Crossref","is-referenced-by-count":1,"title":["Performance Characterization for the Implementation of Content Addressable Memories Based on Parallel Hashing Memories"],"prefix":"10.1007","author":[{"given":"Patrick","family":"Mahoney","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guy","family":"Bois","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrice","family":"Plante","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"16_CR1","unstructured":"Peng, M., Azgomi, S.: Content-addressable memory (cam) and its network applications. In: International IC\u2013Taipei Conference proceedings, pp. 1\u20133 (2001), http:\/\/www.eetasia.com\/"},{"key":"16_CR2","unstructured":"Mahoney, P., Savaria, Y., Bois, G., Plante, P.: Parallel hashing memories: an alternative to content addressable memories, pp. 223\u2013226 (2005)"},{"key":"16_CR3","doi-asserted-by":"crossref","unstructured":"Natarajan, A., Jasinski, D., Burleson, W., Tessier, R.: A hybrid adiabatic content addressable memory for ultra low-power applications. In: ACM Great Lakes Symposium on VLSI, pp. 72\u201375 (2003)","DOI":"10.1145\/764808.764828"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Efthymiou, A., Garside, J.D.: An adaptive serial-parallel cam architecture for low-power cache blocks. In: Proceedings of the 2002 international symposium on Low power electronics and design, pp. 136\u2013141 (2002)","DOI":"10.1145\/566408.566445"},{"issue":"9","key":"16_CR5","doi-asserted-by":"publisher","first-page":"1512","DOI":"10.1109\/JSSC.2004.831433","volume":"39","author":"K. Pagiamtzis","year":"2004","unstructured":"Pagiamtzis, K., Sheikholeslami, A.: A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme. IEEE Journal of Solid-State Circuits\u00a039(9), 1512\u20131519 (2004)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"10","key":"16_CR6","doi-asserted-by":"publisher","first-page":"2139","DOI":"10.1109\/TCSI.2005.853358","volume":"52","author":"J.G. Delgado-Frias","year":"2005","unstructured":"Delgado-Frias, J.G., Nyathi, J., Tatapudi, S.B.: Decoupled dynamic ternary content addressable memories. IEEE Transactions on Circuits and Systems\u00a052(10), 2139\u20132147 (2005)","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"4","key":"16_CR7","doi-asserted-by":"publisher","first-page":"712","DOI":"10.1109\/4.913752","volume":"36","author":"S.C. Liu","year":"2001","unstructured":"Liu, S.C., Wu, F.A., Kuo, J.B.: A novel low-voltage content-addressable-memory (cam) cell with a fast tag-compare capability using partially depleted (pd) soi cmos dynamic-threshold (dtmos) techniques. IEEE Journal of Solid-State Circuits\u00a036(4), 712\u2013716 (2001)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"10","key":"16_CR8","doi-asserted-by":"publisher","first-page":"1139","DOI":"10.1109\/12.888055","volume":"49","author":"K. Lin","year":"2000","unstructured":"Lin, K., Wu, C.: A low-power cam design for lz data compression. IEEE Transactions on Computers\u00a049(10), 1139\u20131145 (2000)","journal-title":"IEEE Transactions on Computers"},{"key":"16_CR9","first-page":"64","volume-title":"MTDT 1997: Proceedings of the 1997 IEEE International Workshop on Memory Technology, Design and Testing","author":"C.A. Zukowski","year":"1997","unstructured":"Zukowski, C.A., Wang, S.Y.: Use of selective precharge for low-power on the match lines of content-addressable memories. In: MTDT 1997: Proceedings of the 1997 IEEE International Workshop on Memory Technology, Design and Testing, Washington, DC, USA, pp. 64\u201368. IEEE Computer Society, Los Alamitos (1997)"},{"issue":"4","key":"16_CR10","doi-asserted-by":"publisher","first-page":"654","DOI":"10.1109\/JSSC.2003.809515","volume":"38","author":"C. Lin","year":"2003","unstructured":"Lin, C., Chan, J.: A low-power precomputation-based fully parallel content-addressable memory. IEEE Journal of Solid-State Circuits\u00a038(4), 654\u2013662 (2003)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"16_CR11","first-page":"43","volume-title":"Proceedings of the first annual ACM-SIAM symposium on Discrete algorithms","author":"A. Broder","year":"1990","unstructured":"Broder, A., Karlin, A.: Multilevel adaptive hashing. In: Proceedings of the first annual ACM-SIAM symposium on Discrete algorithms, San Francisco, California, United States, pp. 43\u201353. ACM, New York (1990)"},{"issue":"10","key":"16_CR12","doi-asserted-by":"publisher","first-page":"502","DOI":"10.1109\/LCOMM.2003.818885","volume":"7","author":"H. Lim","year":"2003","unstructured":"Lim, H., Seo, J., Jung, Y.: High speed ip address lookup architecture using hashing. IEEE Communications Letters\u00a07(10), 502\u2013504 (2003)","journal-title":"IEEE Communications Letters"},{"key":"16_CR13","unstructured":"Lim, H., Jung, Y.: A parallel multiple hashing architecture for ip address lookup. In: Workshop on High Performance Switching and Routing, HPSR 2004, pp. 91\u201395 (2004)"},{"key":"16_CR14","doi-asserted-by":"crossref","unstructured":"Seznec, A.: A case for two-way skewed-associative caches. In: International Symposium on Computer Architecture, pp. 169\u2013178 (1993)","DOI":"10.1145\/165123.165152"},{"issue":"10","key":"16_CR15","doi-asserted-by":"publisher","first-page":"1570","DOI":"10.1109\/26.168785","volume":"40","author":"R. Jain","year":"1992","unstructured":"Jain, R.: A comparison of hashing schemes for address lookup in computer networks. IEEE Transactions on Communications\u00a040(10), 1570\u20131573 (1992)","journal-title":"IEEE Transactions on Communications"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers II"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00904-4_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T15:58:38Z","timestamp":1558281518000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00904-4_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642009037","9783642009044"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00904-4_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}