{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T09:45:42Z","timestamp":1756460742133},"publisher-location":"Berlin, Heidelberg","reference-count":31,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642009037"},{"type":"electronic","value":"9783642009044"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00904-4_2","type":"book-chapter","created":{"date-parts":[[2009,4,21]],"date-time":"2009-04-21T06:39:49Z","timestamp":1240295989000},"page":"4-22","source":"Crossref","is-referenced-by-count":3,"title":["Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches"],"prefix":"10.1007","author":[{"given":"Georgios","family":"Keramidas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Polychronis","family":"Xekalakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Baer, J.-L., Wang, W.: On the inclusion properties for multi-level cache hierarchies. In: Proc. of the Int. Symp. of Computer Architecture (1988)","DOI":"10.1109\/ISCA.1988.5212"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Batson, B., Vijaykumar, T.N.: Reactive-associative caches. In: Proc. of PACT (2001)","DOI":"10.1109\/PACT.2001.953287"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Bloom, B.: Space\/time trade-offs in hash coding with allowable errors. Commun. ACM\u00a013(7) (1970)","DOI":"10.1145\/362686.362692"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Abella, J., et al.: Iatac: a smart predictor to turn-off l2 cache lines. In: ACM TACO (2005)","DOI":"10.1145\/1061267.1061271"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Calder, B., et al.: Predictive sequential associative cache. In: Proc. of the Symp. on High-Performance Computer Architecture (1996)","DOI":"10.1109\/HPCA.1996.501190"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Zhang, C., et al.: Two fast and high-associativity cache schemes. IEEE Micro.\u00a017(5) (1997)","DOI":"10.1109\/40.621212"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Brooks, D., et al.: Wattch: a framework for architectural-level power analysis and optimizations. In: Proc. of the Int. Symp. of Computer Architecture (2000)","DOI":"10.1145\/339647.339657"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Dharmapurikar, S., et al.: Longest prefix matching using bloom filters (2003)","DOI":"10.1145\/863977.863979"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Zhou, H., et al.: Adaptive mode control: A static-power-efficient cache design. Trans. on Embedded Computing Sys.\u00a02(3) (2003)","DOI":"10.1145\/860176.860181"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Peir, J.-K., et al.: Bloom filtering cache misses for accurate data speculation and prefetching. In: Proc. of the Int. Conference on Supercomputing (2002)","DOI":"10.1145\/514191.514219"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Flautner, K., et al.: Drowsy caches: Simple techniques for reducing leakage power. In: Proc. of the Int. Symp. of Computer Architecture (2002)","DOI":"10.1145\/545214.545232"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Inoue, K., et al.: Way-predicting set-associative cache for high performance and low energy consumption. In: Proc. of ISLPED (1999)","DOI":"10.1145\/313817.313948"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Powell, M., et al.: Reducing set-associative cache energy via way-prediction and selective direct-mapping. In: Proc. of the Int. Symp. on Microarchitecture (2001)","DOI":"10.1109\/MICRO.2001.991105"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Zhang, M., et al.: Fine-grain cam-tag cache resizing using miss tags. In: Proc. of ISLPED (2002)","DOI":"10.1109\/LPE.2002.146725"},{"key":"2_CR15","unstructured":"Moshovos, A., et al.: Jetty: Snoop filtering for reduced energy consumption in smp servers (2001)"},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"Powell, M., et al.: Gated-vdd: A circuit technique to reduce leakage in deep-submicron cache memories. In: Proc. of ISLPED (2000)","DOI":"10.1145\/344166.344526"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Min, R., et al.: Location cache: a low-power l2 cache system. In: Proc. of ISLPED (2004)","DOI":"10.1145\/1013235.1013271"},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., et al.: Cache decay: Exploiting generational behavior to reduce cache leakage power. In: Proc. of the Int. Symp. of Computer Architecture (2001)","DOI":"10.1145\/379240.379268"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., et al.: 4t-decay sensors: a new class of small, fast, robust, and low-power, temperature\/leakage sensors. In: Proc. of ISLPED (2004)","DOI":"10.1145\/1013235.1013268"},{"key":"2_CR20","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., et al.: A simple mechanism to adapt leakage-control policies to temperature. In: Proc. of ISLPED (2005)","DOI":"10.1145\/1077603.1077617"},{"key":"2_CR21","doi-asserted-by":"crossref","unstructured":"Sethumadhavan, S., et al.: Scalable hardware memory disambiguation for high-ilp processors. In: Proc. of Micro., vol.\u00a024(6) (2004)","DOI":"10.1109\/MM.2004.87"},{"key":"2_CR22","unstructured":"Velusamy, S., et al.: Adaptive cache decay using formal feedback control. In: Proc. of the Workshop on Memory Performance Issues (2002)"},{"key":"2_CR23","doi-asserted-by":"crossref","unstructured":"Yang, S., et al.: An integrated circuit\/architecture approach to reducing leakage in deep-submicron high-performance i-caches. In: Proc. of the Int. Symp. on High-Performance Computer Architecture (2001)","DOI":"10.1109\/HPCA.2001.903259"},{"key":"2_CR24","doi-asserted-by":"crossref","unstructured":"Degalahal, V., et al.: Analyzing soft errors in leakage optimized sram design. In: Proc. of the Int. Conference on VLSI Design (2003)","DOI":"10.1109\/ICVD.2003.1183141"},{"key":"2_CR25","unstructured":"Li, Y., et al.: State-preserving vs. non-state-preserving leakage control in caches. In: Proc. of the Conference on Design, Automation and Test in Europe (2004)"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Chishti, Z., et al.: Wire delay is not a problem for smt (in the near future). In: Proc. of the Int. Symp. of Computer Architecture (2004)","DOI":"10.1109\/ISCA.2004.1310762"},{"key":"2_CR27","doi-asserted-by":"crossref","unstructured":"Hu, Z., et al.: Managing leakage for transient data: Decay and quasi-static 4t memory cells. In: Proc. of ISLPED (2002)","DOI":"10.1145\/566408.566423"},{"key":"2_CR28","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Design challenges of technology scaling. In: Proc. of Micro. (1999)","DOI":"10.1109\/40.782564"},{"issue":"5","key":"2_CR29","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/4.509850","volume":"31","author":"S. Wilton","year":"1996","unstructured":"Wilton, S., Jouppi, N.: Cacti: An enhanced cache access and cycle time model. IEEE Journal of Solid-State Circuits\u00a031(5), 677\u2013688 (1996)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"2_CR30","doi-asserted-by":"crossref","unstructured":"Zhang, C., Asanovic, K.: A way-halting cache for low-energy high-performance systems. ACM Trans. Archit. Code Optim.\u00a02(1) (2005)","DOI":"10.1145\/1061267.1061270"},{"key":"2_CR31","doi-asserted-by":"crossref","unstructured":"Zhu, Z., Zhang, X.: Access-mode predictions for low-power cache design. IEEE Micro.\u00a022(2) (2002)","DOI":"10.1109\/MM.2002.997880"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers II"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00904-4_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T15:58:38Z","timestamp":1558281518000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00904-4_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642009037","9783642009044"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00904-4_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}