{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T12:55:18Z","timestamp":1755694518056},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642009037"},{"type":"electronic","value":"9783642009044"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00904-4_4","type":"book-chapter","created":{"date-parts":[[2009,4,21]],"date-time":"2009-04-21T06:39:49Z","timestamp":1240295989000},"page":"45-64","source":"Crossref","is-referenced-by-count":1,"title":["Branch Predictor Warmup for Sampled Simulation through Branch History Matching"],"prefix":"10.1007","author":[{"given":"Simon","family":"Kluyskens","sequence":"first","affiliation":[]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Conte, T.M., Hirsch, M.A., Menezes, K.N.: Reducing state loss for effective trace sampling of superscalar processors. In: Proceedings of the 1996 International Conference on Computer Design (ICCD 1996), pp. 468\u2013477 (1996)","DOI":"10.1109\/ICCD.1996.563595"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically characterizing large scale program behavior. In: Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), pp. 45\u201357 (2002)","DOI":"10.1145\/605397.605403"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Wunderlich, R.E., Wenisch, T.F., Falsafi, B., Hoe, J.C.: SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In: Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA-30), pp. 84\u201395 (2003)","DOI":"10.1145\/859618.859629"},{"key":"4_CR4","unstructured":"Yi, J.J., Kodakara, S.V., Sendag, R., Lilja, D.J., Hawkins, D.M.: Characterizing and comparing prevailing simulation techniques. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture (HPCA-11), pp. 266\u2013277 (2005)"},{"key":"4_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1007\/11587514_5","volume-title":"High Performance Embedded Architectures and Compilers","author":"M. Biesbrouck Van","year":"2005","unstructured":"Van Biesbrouck, M., Eeckhout, L., Calder, B.: Efficient sampling startup for sampled processor simulation. In: Conte, T., Navarro, N., Hwu, W.-m.W., Valero, M., Ungerer, T. (eds.) HiPEAC 2005. LNCS, vol.\u00a03793, pp. 47\u201367. Springer, Heidelberg (2005)"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Wenish, T., Wunderlich, R., Falsafi, B., Hoe, J.: TurboSMARTS: Accurate microarchitecture simulation in minutes. In: Proceedings of the 2005 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pp. 408\u2013409 (2005)","DOI":"10.1145\/1064212.1064278"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Barr, K.C., Pan, H., Zhang, M., Asanovic, K.: Accelerating multiprocessor simulation with a memory timestamp record. In: Proceedings of the 2005 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 66\u201377 (2005)","DOI":"10.1109\/ISPASS.2005.1430560"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Van Ertvelde, L., Hellebaut, F., Eeckhout, L., De Bosschere, K.: NSL-BLRL: Efficient cache warmup for sampled processor simulation. In: Proceedings of the 29th Annual International Simulation Symposium (ANSS), pp. 168\u2013175 (2006)","DOI":"10.1109\/ANSS.2006.33"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Wenisch, T.F., Wunderlich, R.E., Falsafi, B., Hoe, J.C.: Simulation sampling with live-points. In: Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 2\u201312 (2006)","DOI":"10.1109\/ISPASS.2006.1620785"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Barr, K.C., Asanovic, K.: Branch trace compression for snapshot-based simulation. In: Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 25\u201336 (2006)","DOI":"10.1109\/ISPASS.2006.1620787"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Girbal, S., Mouchard, G., Cohen, A., Temam, O.: DiST: A simple, reliable and scalable method to significantly reduce processor architecture simulation time. In: Proceedings of the 2003 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pp. 1\u201312 (2003)","DOI":"10.1145\/781027.781029"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Lauterbach, G.: Accelerating architectural simulation by parallel execution of trace samples. Technical Report SMLI TR-93-22, Sun Microsystems Laboratories Inc. (1993)","DOI":"10.1109\/HICSS.1994.323171"},{"key":"4_CR13","doi-asserted-by":"publisher","first-page":"664","DOI":"10.1109\/12.286300","volume":"43","author":"R.E. Kessler","year":"1994","unstructured":"Kessler, R.E., Hill, M.D., Wood, D.A.: A comparison of trace-sampling techniques for multi-megabyte caches. IEEE Transactions on Computers\u00a043, 664\u2013675 (1994)","journal-title":"IEEE Transactions on Computers"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Wood, D.A., Hill, M.D., Kessler, R.E.: A model for estimating trace-sample miss ratios. In: Proceedings of the 1991 SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pp. 79\u201389 (1991)","DOI":"10.1145\/107971.107981"},{"key":"4_CR15","doi-asserted-by":"publisher","first-page":"714","DOI":"10.1109\/12.689650","volume":"47","author":"T.M. Conte","year":"1998","unstructured":"Conte, T.M., Hirsch, M.A., Hwu, W.W.: Combining trace sampling with single pass methods for efficient cache simulation. IEEE Transactions on Computers\u00a047, 714\u2013720 (1998)","journal-title":"IEEE Transactions on Computers"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"Haskins Jr., J.W., Skadron, K.: Minimal subset evaluation: Rapid warm-up for simulated hardware state. In: Proceedings of the 2001 International Conference on Computer Design (ICCD 2001), pp. 32\u201339 (2001)","DOI":"10.1109\/ICCD.2001.955000"},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"Haskins Jr., J.W., Skadron, K.: Memory Reference Reuse Latency: Accelerated warmup for sampled microarchitecture simulation. In: Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2003), pp. 195\u2013203 (2003)","DOI":"10.1109\/ISPASS.2003.1190246"},{"key":"4_CR18","doi-asserted-by":"publisher","first-page":"451","DOI":"10.1093\/comjnl\/bxh103","volume":"48","author":"L. Eeckhout","year":"2005","unstructured":"Eeckhout, L., Luo, Y., De Bosschere, K., John, L.K.: BLRL: Accurate and efficient warmup for sampled processor simulation. The Computer Journal\u00a048, 451\u2013459 (2005)","journal-title":"The Computer Journal"},{"key":"4_CR19","unstructured":"Luo, Y., John, L.K., Eeckhout, L.: Self-monitored adaptive cache warm-up for microprocessor simulation. In: Proceedings of the 16th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2004), pp. 10\u201317 (2004)"},{"key":"4_CR20","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1145\/1061267.1061272","volume":"2","author":"J.W. Haskins","year":"2005","unstructured":"Haskins, J.W., Skadron, K.: Accelerated warmup for sampled microarchitecture simulation. ACM Transactions on Architecture and Code Optimization (TACO)\u00a02, 78\u2013108 (2005)","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"4_CR21","doi-asserted-by":"crossref","unstructured":"Perelman, E., Hamerly, G., Calder, B.: Picking statistically valid and early simulation points. In: Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques (PACT 2003), pp. 244\u2013256 (2003)","DOI":"10.1109\/PACT.2003.1238020"},{"key":"4_CR22","doi-asserted-by":"crossref","unstructured":"Srivastava, A., Eustace, A.: ATOM: A system for building customized program analysis tools. Technical Report 94\/2, Western Research Lab, Compaq (1994)","DOI":"10.1145\/178243.178260"},{"key":"4_CR23","unstructured":"McFarling, S.: Combining branch predictors. Technical Report WRL TN-36, Digital Western Research Laboratory (1993)"},{"key":"4_CR24","doi-asserted-by":"crossref","unstructured":"Yeh, T.Y., Patt, Y.N.: Alternative implementations of two-level adaptive branch prediction. In: Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA-19), pp. 124\u2013134 (1992)","DOI":"10.1145\/139669.139709"},{"key":"4_CR25","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1145\/571637.571639","volume":"20","author":"D. Jimenez","year":"2002","unstructured":"Jimenez, D., Lin, C.: Neural methods for dynamic branch prediction. ACM Transactions on Computer Systems (TOCS)\u00a020, 369\u2013397 (2002)","journal-title":"ACM Transactions on Computer Systems (TOCS)"},{"key":"4_CR26","doi-asserted-by":"crossref","unstructured":"Seznec, A.: Analysis of the O-GEometric history length branch predictor. In: Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA), pp. 394\u2013405 (2005)","DOI":"10.1109\/ISCA.2005.13"},{"key":"4_CR27","doi-asserted-by":"crossref","unstructured":"Jimenez, D.A.: Piecewise linear branch prediction. In: Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA), pp. 382\u2013393 (2005)","DOI":"10.1109\/ISCA.2005.40"},{"key":"4_CR28","doi-asserted-by":"crossref","unstructured":"Jimenez, D.A.: Fast path-based neural branch prediction. In: Proceedings of the 36th Annual International Symposium on Microarchitecture (MICRO), pp. 243\u2013252 (2003)","DOI":"10.1109\/MICRO.2003.1253199"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers II"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00904-4_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T15:58:39Z","timestamp":1558281519000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00904-4_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642009037","9783642009044"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00904-4_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}