{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,9]],"date-time":"2025-02-09T05:18:47Z","timestamp":1739078327704,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642009037"},{"type":"electronic","value":"9783642009044"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00904-4_5","type":"book-chapter","created":{"date-parts":[[2009,4,21]],"date-time":"2009-04-21T06:39:49Z","timestamp":1240295989000},"page":"65-84","source":"Crossref","is-referenced-by-count":0,"title":["Data Cache Techniques to Save Power and Deliver High Performance in Embedded Systems"],"prefix":"10.1007","author":[{"given":"Major","family":"Bhadauria","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sally A.","family":"McKee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karan","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gary S.","family":"Tyson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Pudar, S.: Column-associative caches: A technique for reducing the miss rate of direct-mapped caches. In: Proc. 20th IEEE\/ACM International Symposium on Computer Architecture, pp. 169\u2013178 (May 1993)","DOI":"10.1145\/165123.165153"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Albonesi, D.: Selective cache ways: On-demand cache resource allocation. In: Proc. IEEE\/ACM 32nd International Symposium on Microarchitecture, pp. 248\u2013259 (November 1999)","DOI":"10.1109\/MICRO.1999.809463"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc. 27th IEEE\/ACM International Symposium on Computer Architecture, pp. 83\u201394 (2000)","DOI":"10.1145\/339647.339657"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Calder, B., Grunwald, D., Emer, J.: Predictive sequential associative cache. In: Proc. 2nd IEEE Symposium on High Performance Computer Architecture, pp. 244\u2013253 (February 1996)","DOI":"10.1109\/HPCA.1996.501190"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Flautner, K., Kim, N., Martin, S., Blaauw, D., Mudge, T.: Drowsy caches: Simple techniques for reducing leakage power. In: Proc. 29th IEEE\/ACM International Symposium on Computer Architecture, pp. 147\u2013157 ( May 2002)","DOI":"10.1145\/545214.545232"},{"key":"5_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1007\/11587514_8","volume-title":"High Performance Embedded Architectures and Compilers","author":"M. Geiger","year":"2005","unstructured":"Geiger, M., McKee, S., Tyson, G.: Beyond basic region caching: Specializing cache structures for high performance and energy conservation. In: Conte, T., Navarro, N., Hwu, W.-m.W., Valero, M., Ungerer, T. (eds.) HiPEAC 2005. LNCS, vol.\u00a03793, pp. 102\u2013115. Springer, Heidelberg (2005)"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Geiger, M., McKee, S., Tyson, G.: Drowsy region-based caches: Minimizing both dynamic and static power dissipation. In: Proc. ACM Computing Frontiers Conference, pp. 378\u2013384 (May 2005)","DOI":"10.1145\/1062261.1062322"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Ghose, K., Kamble, M.: Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation. In: Proc. IEEE\/ACM International Symposium on Low Power Electronics and Design, pp. 70\u201375 (August 1999)","DOI":"10.1145\/313817.313860"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Guthaus, M., Ringenberg, J., Ernst, D., Austin, T., Mudge, T., Brown, R.: MiBench: A free, commercially representative embedded benchmark suite. In: Proc. IEEE 4th Workshop on Workload Characterization, pp. 3\u201314 (December 2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Inoue, K., Ishihara, T., Murakami, K.: Way-predicting set-associative cache for high performance and low energy consumption. In: Proc. IEEE\/ACM International Symposium on Low Power Electronics and Design, pp. 273\u2013275 (August 1999)","DOI":"10.1145\/313817.313948"},{"issue":"2","key":"5_CR11","first-page":"303","volume":"85","author":"K. Inoue","year":"2002","unstructured":"Inoue, K., Moshnyaga, V., Murakami, K.: Trends in high-performance, low-power cache memory architectures. IEICE Transactions on Electronics\u00a0E85-C(2), 303\u2013314 (2002)","journal-title":"IEICE Transactions on Electronics"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Kamble, M., Ghose, K.: Analytical energy dissipation models for low power caches. In: Proc. IEEE\/ACM International Symposium on Low Power Electronics and Design, pp. 143\u2013148 (August 1997)","DOI":"10.1145\/263272.263310"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: Exploiting generational behavior to reduce cache leakage power. In: Proc. 28th IEEE\/ACM International Symposium on Computer Architecture, pp. 240\u2013251 (June 2001)","DOI":"10.1145\/379240.379268"},{"issue":"2","key":"5_CR14","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","volume":"12","author":"N. Kim","year":"2004","unstructured":"Kim, N., Flautner, K., Blaauw, D., Mudge, T.: Circuit and microarchitectural techniques for reducing cache leakage power. IEEE Transactions on VLSI\u00a012(2), 167\u2013184 (2004)","journal-title":"IEEE Transactions on VLSI"},{"issue":"1","key":"5_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/12.822560","volume":"49","author":"J. Kin","year":"2000","unstructured":"Kin, J., Gupta, M., Mangione-Smith, W.: Filtering memory references to increase energy efficiency. IEEE Transactions on Computers\u00a049(1), 1\u201315 (2000)","journal-title":"IEEE Transactions on Computers"},{"key":"5_CR16","unstructured":"Lee, H.: Improving Energy and Performance of Data Cache Architectures by Exploiting Memory Reference Characteristics. PhD thesis, University of Michigan (2001)"},{"key":"5_CR17","doi-asserted-by":"crossref","unstructured":"Lee, H., Smelyanski, M., Newburn, C., Tyson, G.: Stack value file: Custom microarchitecture for the stack. In: Proc. 7th IEEE Symposium on High Performance Computer Architecture, pp. 5\u201314 (January 2001)","DOI":"10.1109\/HPCA.2001.903247"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Lee, H., Tyson, G.: Region-based caching: An energy-delay efficient memory architecture for embedded processors. In: Proc. 4th ACM International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp. 120\u2013127 (November 2000)","DOI":"10.1145\/354880.354898"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Petit, S., Sahuquillo, J., Such, J., Kaeli, D.: Exploiting temporal locality in drowsy cache policies. In: Proc. ACM Computing Frontiers Conference, pp. 371\u2013377 (May 2005)","DOI":"10.1145\/1062261.1062321"},{"key":"5_CR20","doi-asserted-by":"crossref","unstructured":"Powell, M., Yang, S.-H., Falsafi, B., Roy, K., Vijaykumar, T.: Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories. In: Proc. IEEE\/ACM International Symposium on Low Power Electronics and Design, pp. 90\u201395 (July 2000)","DOI":"10.1145\/344166.344526"},{"key":"5_CR21","doi-asserted-by":"crossref","unstructured":"Seznec, A.: A case for two-way skewed-associative cache. In: Proc. 20th IEEE\/ACM International Symposium on Computer Architecture (May 1993)","DOI":"10.1145\/165123.165152"},{"key":"5_CR22","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically characterizing large scale program behavior. In: Proc. 10th ACM Symposium on Architectural Support for Programming Languages and Operating Systems, pp. 45\u201357 (October 2002)","DOI":"10.1145\/605397.605403"},{"key":"5_CR23","unstructured":"Shivakumar, P., Jouppi, N.: CACTI 3.0: An integrated cache timing, power, and area model. Technical Report WRL-2001-2, Compaq Western Research Lab (August 2001)"},{"key":"5_CR24","unstructured":"Zhang, Y., Parikh, D., Sankaranarayanan, K., Skadron, K., Stan, M.: Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects. Technical Report CS-2003-05, University of Virginia Department of Computer Science (March 2003)"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers II"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00904-4_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,9]],"date-time":"2025-02-09T03:08:43Z","timestamp":1739070523000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00904-4_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642009037","9783642009044"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00904-4_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}