{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T07:12:55Z","timestamp":1743145975863,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642009549"},{"type":"electronic","value":"9783642009556"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-00955-6_20","type":"book-chapter","created":{"date-parts":[[2009,4,8]],"date-time":"2009-04-08T06:29:58Z","timestamp":1239172198000},"page":"152-162","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Adaptive Read Validation in Time-Based Software Transactional Memory"],"prefix":"10.1007","author":[{"given":"Ehsan","family":"Atoofian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amirali","family":"Baniasadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yvonne","family":"Coady","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"20_CR1","first-page":"3","volume":"12","author":"M.P. Herlihy","year":"1990","unstructured":"Herlihy, M.P., Wing, J.M.: Linearizability: a correctness condition for concurrent objects. Trans. on Prog. Lang. and Syst.\u00a012, 3 (1990)","journal-title":"Trans. on Prog. Lang. and Syst."},{"key":"20_CR2","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: Architectural support for lock-free data structures. In: Proceedings of ISCA (1993)","DOI":"10.1145\/165123.165164"},{"key":"20_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1007\/11864219_14","volume-title":"Distributed Computing","author":"D. Dice","year":"2006","unstructured":"Dice, D., Shalev, O., Shavit, N.: Transactional locking II. In: Dolev, S. (ed.) DISC 2006. LNCS, vol.\u00a04167, pp. 194\u2013208. Springer, Heidelberg (2006)"},{"key":"20_CR4","doi-asserted-by":"crossref","unstructured":"Minh, C.C., Trautmann, M., Chung, J., McDonald, A., Bronson, N., Casper, J., Kozyrakis, C., Olukotun, K.: An Effective Hybrid Transactional Memory System with Strong Isolation Guarantees. In: Proceedings of ISCA (June 2007)","DOI":"10.1145\/1250662.1250673"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"Marathe, V.J., Scherer, W.N., Scott, M.L.: Design tradeoffs in modern software transactional memory systems. In: Proceedings of the 7th Workshop on Languages, Compilers,and Run-time Support for Scalable Systems, LCR 2004 (2004)","DOI":"10.1145\/1066650.1066660"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"Saha, B., Adl-Tabatabai, A.-R., Hudson, R.L., Minh, C.C., Hertzberg, B.: McRT-STM: a high performance software transactional memory system for a multi-core runtime. In: Proceedings of PPOPP, March 2006, pp. 187\u2013197 (2006)","DOI":"10.1145\/1122971.1123001"},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"Stone, J.M., Stone, H.S., Heidelberger, P., Turek, J.: Multiple reservations and the Oklahoma update. IEEE Parallel & Distributed Technology: Systems & Technology, 58\u201371 (November 1993)","DOI":"10.1109\/88.260295"},{"key":"20_CR8","doi-asserted-by":"crossref","unstructured":"Shavit, N., Touitou, D.: Software transactional memory. In: Proceedings of PODC (August 1995)","DOI":"10.1145\/224964.224987"},{"key":"20_CR9","unstructured":"Riegel, T., Fetzer, C., Felber, P.: Snapshot Isolation for Software Transactional Memory. In: 1st ACM SIGPLAN Workshop on Transactional Computing (June 2006)"},{"key":"20_CR10","unstructured":"Fraser, K.: Practical Lock-Freedom. Technical Report UCAM-CL-TR-579, Cambridge University Computer Laboratory (February 2004)"},{"key":"20_CR11","unstructured":"Tse-Yuh, Y., Patt, Y.: Alternative implementations of two-level adaptive branch prediction. In: Proceedings of the 19th Annual International Symposium on Computer Architecture (May 1992)"},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"Lipasti, M.H., Wilkerson, C.B., Shen, J.P.: Value locality and load value prediction. In: ASPLOS, October 1996, pp. 138\u2013147 (1996)","DOI":"10.1145\/248209.237173"},{"key":"20_CR13","doi-asserted-by":"crossref","unstructured":"Harris, T., Fraser, K.: Language support for lightweight transactions. In: Proceedings of OOPSLA, October 2003, pp. 388\u2013402 (2003)","DOI":"10.1145\/949343.949340"},{"key":"20_CR14","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Luchangco, V., Moir, M., Scherer III, W.: Software transactional memory for dynamic-sized data structures. In: Proceedings of PODC, July 2003, pp. 92\u2013101 (2003)","DOI":"10.1145\/872035.872048"},{"key":"20_CR15","doi-asserted-by":"crossref","unstructured":"Spear, M.F., Marathe, V.J., Scherer III, W.N., Scott, M.L.: Conflict Detection and Validation Strategies for Software Transactional Memory. In: Proc. of DISC, Stockholm, Sweden (September 2006)","DOI":"10.1007\/11864219_13"},{"key":"20_CR16","unstructured":"Fraser, K.: Practical Lock-Freedom. Ph.D. dissertation, UCAMCL-TR-579, Computer Laboratory, University of Cambridge (Feburary 2004)"},{"key":"20_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"354","DOI":"10.1007\/11561927_26","volume-title":"Distributed Computing","author":"V.J. Marathe","year":"2005","unstructured":"Marathe, V.J., Scherer III, W.N., Scott, M.L.: Adaptive software transactional memory. In: Fraigniaud, P. (ed.) DISC 2005. LNCS, vol.\u00a03724, pp. 354\u2013368. Springer, Heidelberg (2005)"},{"key":"20_CR18","doi-asserted-by":"crossref","unstructured":"Damron, P., Fedorova, A., Lev, Y., Luchangco, V., Moir, M., Nussbaum, D.: Hybrid transactional memory. In: The Proceedings of the 12th Intl. Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, CA (October 2006)","DOI":"10.1145\/1168857.1168900"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2008 Workshops - Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-00955-6_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T13:26:58Z","timestamp":1589894818000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-00955-6_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642009549","9783642009556"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-00955-6_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}