{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:23:25Z","timestamp":1772119405883,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642010033","type":"print"},{"value":"9783642010040","type":"electronic"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-01004-0_1","type":"book-chapter","created":{"date-parts":[[2009,3,26]],"date-time":"2009-03-26T15:03:02Z","timestamp":1238079782000},"page":"1-22","source":"Crossref","is-referenced-by-count":44,"title":["Hardware Mechanisms for Memory Authentication: A Survey of Existing Techniques and Engines"],"prefix":"10.1007","author":[{"given":"Reouven","family":"Elbaz","sequence":"first","affiliation":[]},{"given":"David","family":"Champagne","sequence":"additional","affiliation":[]},{"given":"Catherine","family":"Gebotys","sequence":"additional","affiliation":[]},{"given":"Ruby B.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Nachiketh","family":"Potlapally","sequence":"additional","affiliation":[]},{"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"Lie, D., Thekkath, C., Mitchell, M., Lincoln, P., Boneh, D., Mitchell, J., Horowitz, M.: Architectural Support for Copy and Tamper Resistant Software. In: Int\u2019l. Conf. on Architectural Support for Programming Languages and OS (ASPLOS-IX), pp. 168\u2013177 (2000)","DOI":"10.21236\/ADA419599"},{"key":"1_CR2","unstructured":"Suh, G.E., Clarke, D., Gassend, B., van Dijk, M., Devadas, S.: AEGIS: Architecture for Tamper-Evident and Tamper-Resistant Processing. In: Proc. of the 17th Int\u2019l. Conf. on Supercomputing (ICS) (2003)"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Lee, R.B., Kwan, P.C.S., McGregor, J.P., Dwoskin, J., Wang, Z.: Architecture for Protecting Critical Secrets in Microprocessors. In: Int\u2019l. Symp. on Computer Architecture (ISCA-32), pp. 2\u201313 (June 2005)","DOI":"10.1109\/ISCA.2005.14"},{"key":"1_CR4","unstructured":"IBM Extends Enhanced Data Security to Consumer Electronics Products, IBM (April 2006), http:\/\/www-03.ibm.com\/press\/us\/en\/pressrelease\/19527.wss"},{"key":"1_CR5","doi-asserted-by":"publisher","first-page":"1153","DOI":"10.1109\/12.729797","volume":"47","author":"M.G. Kuhn","year":"1998","unstructured":"Kuhn, M.G.: Cipher Instruction Search Attack on the Bus-Encryption Security Microcontroller DS5002FP. IEEE Trans. Comput.\u00a047, 1153\u20131157 (1998)","journal-title":"IEEE Trans. Comput."},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Merkle, R.C.: Protocols for Public Key Cryptography. In: IEEE Symp. on Security and Privacy, pp. 122\u2013134 (1980)","DOI":"10.1109\/SP.1980.10006"},{"key":"1_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1007\/11693383_7","volume-title":"Selected Areas in Cryptography","author":"W.E. Hall","year":"2006","unstructured":"Hall, W.E., Jutla, C.S.: Parallelizable authentication trees. In: Preneel, B., Tavares, S. (eds.) SAC 2005. LNCS, vol.\u00a03897, pp. 95\u2013109. Springer, Heidelberg (2006)"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Elbaz, R., Champagne, D., Lee, R.B., Torres, L., Sassatelli, G., Guillemin, P.: EC-Tree: A Low Cost and Parallelizable Tree for Efficient Defense against Memory Replay Attacks. In: Cryptographic Hardware and embedded systems (CHES), pp. 289\u2013302 (2007)","DOI":"10.1007\/978-3-540-74735-2_20"},{"key":"1_CR9","unstructured":"Gassend, B., Suh, G.E., Clarke, D., van Dijk, M., Devadas, S.: Caches and Merkle Trees for Efficient Memory Integrity Verification. In: Proceedings of Ninth International Symposium on High Performance Computer Architecture (February 2003)"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Suh, G.E.: AEGIS: A Single-Chip Secure Processor, PhD thesis, Massachusetts Institute of Technology (September 2005)","DOI":"10.1016\/j.istr.2005.05.002"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Yan, C., Rogers, B., Englender, D., Solihin, Y., Prvulovic, M.: Improving Cost, Performance, and Security of Memory Encryption and Authentication. In: Proc. of the International Symposium on Computer Architecture (2006)","DOI":"10.1145\/1150019.1136502"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"Rogers, B., Chhabra, S., Solihin, Y., Prvulovic, M.: Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS\u2013 and Performance\u2013 Friendly. In: Proc. of the 40th IEEE\/ACM Symposium on Microarchitecture (MICRO) (December 2007)","DOI":"10.1109\/MICRO.2007.16"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Elbaz, R., Torres, L., Sassatelli, G., Guillemin, P., Bardouillet, M., Martinez, A.: A Parallelized Way to Provide Data Encryption and Integrity Checking on a Processor-Memory Bus. In: Proceedings of the 43rd Design Automation Conference DAC (July 2006)","DOI":"10.1145\/1146909.1147042"},{"key":"1_CR14","unstructured":"Elbaz, R.: Hardware Mechanisms for Secured Processor Memory Transactions in Embedded Systems, PhD Thesis, University of Montpellier (December 2006)"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Blum, M., Evans, W., Gemmell, P., Kannan, S., Naor, M.: Checking the correctness of memories. In: Proc. 32nd IEEE Symposium on Foundations of Computer Science, pp. 90\u201399 (1991)","DOI":"10.1109\/SFCS.1991.185352"},{"key":"1_CR16","unstructured":"National Institute of Science and Technology (NIST), FIPS PUB 180-2: Secure Hash Standard (August 2002)"},{"key":"1_CR17","unstructured":"NIST Special Publication SP800-38D: Recommendation for Block Cipher Modes of Operation: Galois\/Counter Mode (GCM) and GMAC (November 2007)"},{"key":"1_CR18","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Gao, L., Yang, J., Zhang, X., Gupta, R.: SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors. In: Proc. of the 11th International Symposium on High-Performance Computer Architecture (2005)","DOI":"10.1109\/HPCA.2005.31"},{"key":"1_CR19","unstructured":"Shi, W., Lee, H.-H., Ghosh, M., Lu, C.: Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems. In: Proc. of the 13th International Conference on Parallel Architectures and Compilation Techniques (2004)"},{"key":"1_CR20","unstructured":"http:\/\/news.bbc.co.uk\/2\/hi\/uk_news\/7581540.stm"},{"key":"1_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1007\/978-3-540-85886-7_4","volume-title":"Information Security","author":"D. Champagne","year":"2008","unstructured":"Champagne, D., Elbaz, R., Lee, R.B.: The Reduced Address Space (RAS) for Application Memory Authentication. In: Wu, T.-C., Lei, C.-L., Rijmen, V., Lee, D.-T. (eds.) ISC 2008. LNCS, vol.\u00a05222, pp. 47\u201363. Springer, Heidelberg (2008)"},{"key":"1_CR22","unstructured":"Fruhwirth, C.: New Methods in Hard Disk Encryption, Institute for Computer Languages, Theory and Logic Group, Vienna University of Technology (2005)"},{"key":"1_CR23","doi-asserted-by":"crossref","unstructured":"Suh, G.E., Clarke, D., Gassend, B., van Dijk, M., Devadas, S.: Efficient Memory Integrity Verification and Encryption for Secure Processors. In: Proceedings of the 36th Annual International Symposium on Microarchitecture (MICRO 36), San Diego, CA, pp. 339\u2013350 (December 2003)","DOI":"10.1109\/MICRO.2003.1253207"},{"key":"1_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1007\/978-3-540-40061-5_12","volume-title":"Advances in Cryptology - ASIACRYPT 2003","author":"D. Clarke","year":"2003","unstructured":"Clarke, D., Devadas, S., van Dijk, M., Gassend, B., Suh, G.E.: Incremental multiset hash functions and their application to memory integrity checking. In: Laih, C.-S. (ed.) ASIACRYPT 2003. LNCS, vol.\u00a02894, pp. 188\u2013207. Springer, Heidelberg (2003)"},{"key":"1_CR25","series-title":"Lecture Notes in Computer Science","first-page":"483","volume-title":"Advances in Computer Systems Architecture","author":"G. Duc","year":"2006","unstructured":"Duc, G., Keryell, R.: CryptoPage: An Efficient Secure Architecture with Memory Encryption, Integrity and Information Leakage Protection. In: Jesshope, C., Egan, C. (eds.) ACSAC 2006. LNCS, vol.\u00a04186, pp. 483\u2013492. Springer, Heidelberg (2006)"},{"key":"1_CR26","doi-asserted-by":"crossref","unstructured":"Rogers, B., Prvulovic, M., Solihin, Y.: Effective Data Protection for Distributed Shared Memory Multiprocessors. In: Proc. of International Conference of Parallel Architecture and Compilation Techniques (PACT) (September 2006)","DOI":"10.1145\/1152154.1152170"},{"key":"1_CR27","series-title":"Lecture Notes in Computer Science","first-page":"94","volume-title":"Parallel Computing Technologies","author":"M. Lee","year":"2007","unstructured":"Lee, M., Ahn, M., Kim, E.J.: I2SEMS: Interconnects-Independent Security Enhanced Shared Memory Multiprocessor Systems. In: Malyshkin, V.E. (ed.) PaCT 2007. LNCS, vol.\u00a04671, pp. 94\u2013103. Springer, Heidelberg (2007)"},{"key":"1_CR28","doi-asserted-by":"crossref","unstructured":"Rogers, B., Yan, C., Chhabra, S., Prvulovic, M., Solihin, Y.: Single-Level Integrity and Confidentiality Protection for Distributed Shared Memory Multiprocessors. In: Proc. of the 14th International Symposium on High Performance Computer Architecture (HPCA) (2008)","DOI":"10.1109\/HPCA.2008.4658636"}],"container-title":["Lecture Notes in Computer Science","Transactions on Computational Science IV"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-01004-0_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T03:23:37Z","timestamp":1558236217000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-01004-0_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642010033","9783642010040"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-01004-0_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009]]}}}