{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T02:14:53Z","timestamp":1742955293601,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642014642"},{"type":"electronic","value":"9783642014659"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-01465-9_21","type":"book-chapter","created":{"date-parts":[[2009,4,4]],"date-time":"2009-04-04T04:56:06Z","timestamp":1238820966000},"page":"316-330","source":"Crossref","is-referenced-by-count":1,"title":["Access Control and Information Flow in Transactional Memory"],"prefix":"10.1007","author":[{"given":"Ariel","family":"Cohen","sequence":"first","affiliation":[]},{"given":"Ron","family":"van der Meyden","sequence":"additional","affiliation":[]},{"given":"Lenore D.","family":"Zuck","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"3\/4","key":"21_CR1","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1504\/IJES.2006.014859","volume":"2","author":"J. Alves-Foss","year":"2006","unstructured":"Alves-Foss, J., Harrison, W.S., Oman, P., Taylor, C.: The MILS architecture for high-assurance embedded systems. International Journal of Embedded Systems\u00a02(3\/4), 239\u2013247 (2006)","journal-title":"International Journal of Embedded Systems"},{"key":"21_CR2","doi-asserted-by":"crossref","unstructured":"Ananian, C.S., Asanovic, K., Kuszmaul, B.C., Leiserson, C.E., Lie, S.: Unbounded transactional memory. In: Proceedings of the Eleventh International Symposium on High-Performance Computer Architecture, pp. 316\u2013327 (February 2005)","DOI":"10.1109\/HPCA.2005.41"},{"key":"21_CR3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4461-6","volume-title":"Multi-level secure transaction processing","author":"V. Atluri","year":"2000","unstructured":"Atluri, V., Jajodia, S., George, B.: Multi-level secure transaction processing. Kluwer, Dordrecht (2000)"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Cohen, A., O\u2019Leary, J.W., Pnueli, A., Tuttle, M.R., Zuck, L.D.: Verifying correctness of transactional memories. In: Proceedings of FMCAD 2007 (November 2007)","DOI":"10.1109\/FMCAD.2007.4401980"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Downing, A.R., Greenberg, T.F., Lunt, T.F.: Issues in distributed database security. In: Proceedings of Fifth Annual Computer Security Applications Conference, pp. 196\u2013203 (December 1989)","DOI":"10.1109\/CSAC.1989.81051"},{"key":"21_CR6","doi-asserted-by":"crossref","unstructured":"Goguen, J.A., Meseguer, J.: Security policies and security models. In: Proc. IEEE Symp. on Security and Privacy, Oakland, pp. 11\u201320 (1982)","DOI":"10.1109\/SP.1982.10014"},{"issue":"2","key":"21_CR7","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1109\/TSE.1987.226478","volume":"SE-13","author":"J.T. Haigh","year":"1987","unstructured":"Haigh, J.T., Young, W.D.: Extending the noninterference version of MLS for SAT. IEEE Trans. on Software Engineering\u00a0SE-13(2), 141\u2013150 (1987)","journal-title":"IEEE Trans. on Software Engineering"},{"key":"21_CR8","first-page":"102","volume-title":"Proceedings of the 31st Annual International Symposium on Computer Architecture","author":"L. Hammond","year":"2004","unstructured":"Hammond, L., Wong, V., Chen, M., Carlstrom, B.D., Davis, J.D., Hertzberg, B., Prabhu, M.K., Wijaya, H., Kozyrakis, C., Olukotun, K.: Transactional memory coherence and consistency. In: Proceedings of the 31st Annual International Symposium on Computer Architecture, p. 102. IEEE Computer Society, Los Alamitos (2004)"},{"key":"21_CR9","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1145\/872035.872048","volume-title":"PODC 2003: Proceedings of the twenty-second annual symposium on Principles of distributed computing","author":"M. Herlihy","year":"2003","unstructured":"Herlihy, M., Luchangco, V., Moir, M., Scherer III, W.N.: Software transactional memory for dynamic-sized data structures. In: PODC 2003: Proceedings of the twenty-second annual symposium on Principles of distributed computing, pp. 92\u2013101. ACM Press, New York (2003)"},{"issue":"6","key":"21_CR10","doi-asserted-by":"publisher","first-page":"1039","DOI":"10.1109\/69.250090","volume":"5","author":"T.K. Keefe","year":"1993","unstructured":"Keefe, T.K., Tsai, W.T., Srivastava, J.: Database concurrency control in multilevel secure database management systems. IEEE Trans. Knowledge and Data Engineering\u00a05(6), 1039\u20131055 (1993)","journal-title":"IEEE Trans. Knowledge and Data Engineering"},{"key":"21_CR11","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01719-3","volume-title":"Transactional Memory","author":"J.R. Larus","year":"2007","unstructured":"Larus, J.R., Rajwar, R.: Transactional Memory. Morgan & Claypool Publishers, San Francisco (2007)"},{"key":"21_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"235","DOI":"10.1007\/978-3-540-74835-9_16","volume-title":"Computer Security \u2013 ESORICS 2007","author":"R. Meyden van der","year":"2007","unstructured":"van der Meyden, R.: What, indeed, is intransitive noninterference? In: Biskup, J., L\u00f3pez, J. (eds.) ESORICS 2007. LNCS, vol.\u00a04734, pp. 235\u2013250. Springer, Heidelberg (2007)"},{"key":"21_CR13","unstructured":"Proctor, N.E., Neumann, P.G.: Architectural implications of covert channels. In: Proc. 15th National Computer Security Conference, pp. 28\u201343 (1992)"},{"issue":"7","key":"21_CR14","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1109\/MC.1983.1654443","volume":"16","author":"J.M. Rushby","year":"1983","unstructured":"Rushby, J.M., Randell, R.: A distributed secure system. IEEE Computer\u00a016(7), 55\u201367 (1983)","journal-title":"IEEE Computer"},{"key":"21_CR15","unstructured":"Rushby, J.: Noninterference, transitivity, and channel-control security policies. Technical report, SRI international (December 1992)"},{"key":"21_CR16","unstructured":"Scott, M.L.: Sequential specification of transactional memory semantics. In: Proc. TRANSACT the First ACM SIGPLAN Workshop on Languages, Compiler, and Hardware Suppport for Transactional Computing, Ottawa (2006)"},{"key":"21_CR17","unstructured":"Vanfleet, W.M., Beckworth, R.W., Calloni, B., Luke, J.A., Taylor, C., Uchenick, G.: MILS: architecture for high assurance embedded computing. Crosstalk: The Journal of Defence Engineering, 12\u201316 (August 2005)"}],"container-title":["Lecture Notes in Computer Science","Formal Aspects in Security and Trust"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-01465-9_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T21:16:21Z","timestamp":1739049381000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-01465-9_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642014642","9783642014659"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-01465-9_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}