{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T20:34:30Z","timestamp":1743021270918,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642025709"},{"type":"electronic","value":"9783642025716"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-02571-6_18","type":"book-chapter","created":{"date-parts":[[2009,6,26]],"date-time":"2009-06-26T14:15:30Z","timestamp":1246025730000},"page":"308-327","source":"Crossref","is-referenced-by-count":5,"title":["Fast Simulation Techniques for Design Space Exploration"],"prefix":"10.1007","author":[{"given":"Daniel","family":"Knorreck","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ludovic","family":"Apvrille","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renaud","family":"Pacalet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1","unstructured":"CoFluent Studio, http:\/\/www.cofluentdesign.com"},{"key":"18_CR2","unstructured":"Coware Virtual Platforms, http:\/\/www.coware.com"},{"key":"18_CR3","unstructured":"TTool, the Turtle Toolkit, http:\/\/labsoc.comelec.enst.fr\/turtle"},{"key":"18_CR4","unstructured":"Vast System Engineering Tools, http:\/\/www.vastsystems.com"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Apvrille, L.: TTool for DIPLODOCUS: An Environment for Design Space Exploration. In: Proceedings of the 8th Annual International Conference on New Technologies of Distributed Systems (NOTERE 2008), Lyon, France (June 2008)","DOI":"10.1145\/1416729.1416764"},{"issue":"11\/12","key":"18_CR6","doi-asserted-by":"publisher","first-page":"1347","DOI":"10.1007\/BF03219900","volume":"61","author":"L. Apvrille","year":"2006","unstructured":"Apvrille, L., de Saqui-Sannes, P., Pacalet, R., Apvrille, A.: Un environnement UML pour la conception de syst\u00e8mes distribu\u00e9s. Annales des T\u00e9l\u00e9communications\u00a061(11\/12), 1347\u20131368 (2006)","journal-title":"Annales des T\u00e9l\u00e9communications"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Apvrille, L., Muhammad, W., Ameur-Boulifa, R., Coudert, S., Pacalet, R.: A uml-based environment for system design space exploration. In: 13th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2006, December 2006, pp. 1272\u20131275 (2006)","DOI":"10.1109\/ICECS.2006.379694"},{"issue":"4","key":"18_CR8","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/MC.2003.1193228","volume":"36","author":"F. Balarin","year":"2003","unstructured":"Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C., Sangiovanni-Vincentelli, A.: Metropolis: an integrated electronic system design environment. Computer\u00a036(4), 45\u201352 (2003)","journal-title":"Computer"},{"key":"18_CR9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6127-9","volume-title":"Hardware-software co-design of embedded systems: the POLIS approach","author":"F. Balarin","year":"1997","unstructured":"Balarin, F., Chiodo, M., Giusto, P., Hsieh, H., Jurecska, A., Lavagno, L., Passerone, C., Sangiovanni-Vincentelli, A., Sentovich, E., Suzuki, K., Tabbara, B.: Hardware-software co-design of embedded systems: the POLIS approach. Kluwer Academic Publishers, Norwell (1997)"},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Chatelain, A., Mathys, Y., Placido, G., La Rosa, A., Lavagno, L.: High-level architectural co-simulation using esterel and c. In: Proceedings of the Ninth International Symposium on Hardware\/Software Codesign, CODES 2001, pp. 189\u2013194 (2001)","DOI":"10.1145\/371636.371719"},{"issue":"1","key":"18_CR11","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JPROC.2002.805829","volume":"91","author":"J. Eker","year":"2003","unstructured":"Eker, J., Janneck, J.W., Lee, E.A., Liu, J., Liu, X., Ludvig, J., Neuendorffer, S., Sachs, S., Xiong, Y.: Taming heterogeneity - the ptolemy approach. Proceedings of the IEEE\u00a091(1), 127\u2013144 (2003)","journal-title":"Proceedings of the IEEE"},{"key":"18_CR12","unstructured":"Object\u00a0Management Group. UML 2.0 Superstructure Specification, Geneva (2003), http:\/\/www.omg.org\/docs\/ptc\/03-08-02.pdf"},{"key":"18_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1007\/3-540-45874-3_4","volume-title":"Embedded Processor Design Challenges","author":"A.D. Pimentel","year":"2002","unstructured":"Pimentel, A.D., Polstra, S., Terpstra, F.: Towards efficient design space exploration of heterogeneous embedded media systems. In: Deprettere, F., Teich, J., Vassiliadis, S. (eds.) SAMOS 2001. LNCS, vol.\u00a02268, pp. 57\u201373. Springer, Heidelberg (2002)"},{"issue":"2","key":"18_CR14","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/TC.2006.16","volume":"55","author":"A.D. Pimentel","year":"2006","unstructured":"Pimentel, A.D., Erbas, C., Polstra, S.: A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers\u00a055(2), 99\u2013112 (2006)","journal-title":"IEEE Transactions on Computers"},{"key":"18_CR15","doi-asserted-by":"crossref","unstructured":"Ristau, B., Limberg, T., Fettweis, G.: A mapping framework for guided design space exploration of heterogeneous mp-socs. In: Design, Automation and Test in Europe, DATE 2008, March 2008, pp. 780\u2013783 (2008)","DOI":"10.1109\/DATE.2008.4484910"},{"key":"18_CR16","doi-asserted-by":"crossref","unstructured":"Silbermintz, M., Sahar, A., Peled, L., Anschel, M., Watralov, E., Miller, H., Weisberger, E.: Soc modeling methodology for architectural exploration and software development. In: Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2004, December 2004, pp. 383\u2013386 (2004)","DOI":"10.1109\/ICECS.2004.1399698"},{"key":"18_CR17","doi-asserted-by":"crossref","unstructured":"Viaud, E., Pecheux, F., Greiner, A.: An efficient tlm\/t modeling and simulation environment based on conservative parallel discrete event principles. In: Design, Automation and Test in Europe, DATE 2006. Proceedings, March 2006, vol.\u00a01, pp. 1\u20136 (2006)","DOI":"10.1109\/DATE.2006.244003"},{"key":"18_CR18","doi-asserted-by":"crossref","unstructured":"Waseem, M., Apvrille, L., Ameur-Boulifa, R., Coudert, S., Pacalet, R.: Abstract application modeling for system design space exploration. In: 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006, pp. 331\u2013337 (2006)","DOI":"10.1109\/DSD.2006.19"}],"container-title":["Lecture Notes in Business Information Processing","Objects, Components, Models and Patterns"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-02571-6_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,10]],"date-time":"2025-02-10T12:01:12Z","timestamp":1739188872000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-02571-6_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642025709","9783642025716"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-02571-6_18","relation":{},"ISSN":["1865-1348","1865-1356"],"issn-type":[{"type":"print","value":"1865-1348"},{"type":"electronic","value":"1865-1356"}],"subject":[],"published":{"date-parts":[[2009]]}}}