{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T14:01:07Z","timestamp":1761919267284,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642030949"},{"type":"electronic","value":"9783642030956"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03095-6_29","type":"book-chapter","created":{"date-parts":[[2009,7,30]],"date-time":"2009-07-30T17:40:55Z","timestamp":1248975655000},"page":"291-302","source":"Crossref","is-referenced-by-count":6,"title":["A Parallel Simulated Annealing Approach for Floorplanning in VLSI"],"prefix":"10.1007","author":[{"given":"Jyh-Perng","family":"Fang","sequence":"first","affiliation":[]},{"given":"Yang-Lang","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Chih-Chia","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Wen-Yew","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Tung-Ju","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Muhammad T.","family":"Satria","sequence":"additional","affiliation":[]},{"given":"Chin-Chuan","family":"Han","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"29_CR1","doi-asserted-by":"crossref","unstructured":"Wong, D.F., Liu, C.L.: A New Algorithm for Floorplan Design. In: Proc. Design Automation Conf., Las Vegas, NV, USA, July 1986, pp. 101\u2013107 (1986)","DOI":"10.1109\/DAC.1986.1586075"},{"key":"29_CR2","doi-asserted-by":"crossref","unstructured":"Murata, H., Fujiyoshi, K., Nakatake, S., Kajitani, Y.: Rectangle-Packing Based Module Placement. In: Int\u2019l Conf. on Computer-Aided Design, San Jose, CA, USA, November 1995, pp. 472\u2013479 (1995)","DOI":"10.1109\/ICCAD.1995.480159"},{"key":"29_CR3","doi-asserted-by":"crossref","unstructured":"Guo, P.-N., Cheng, C.-K., Yoshimura, T.: An O-tree Representation of Non-Slicing Floorplan and Its Application. In: Proc. Design Automation Conf., New Orleans, LA, USA, June 1999, pp. 268\u2013273 (1999)","DOI":"10.1145\/309847.309928"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Chang, Y.C., Chang, Y.-W., Wu, G.-M., Wu, S.-W.: B*-tree: A new Representation for Non-Slicing Floorplans. In: Proc. Design Automation Conf., Los Angeles, CA, June 2000, pp. 458\u2013463 (2000)","DOI":"10.1145\/337292.337541"},{"key":"29_CR5","doi-asserted-by":"crossref","unstructured":"Bai, G., Bobba, S., Hajj, I.N.: Simulation and Optimization of the Power Distribution Network in VLSI Circuits. In: Proc. Int\u2019l Conf. on Computer-Aided Design, San Jose, CA, USA, November 2000, pp. 481\u2013486 (2000)","DOI":"10.1109\/ICCAD.2000.896519"},{"key":"29_CR6","doi-asserted-by":"crossref","unstructured":"Fang, J.P., Tong, Y.S., Chen, S.J.: Simultaneous Routing and Buffering in Floorplan Design. In: IEE Proc. Computers and Digital Techniques, January 2004, vol.\u00a0151, pp. 17\u201322 (2004)","DOI":"10.1049\/ip-cdt:20040072"},{"issue":"2","key":"29_CR7","doi-asserted-by":"publisher","first-page":"528","DOI":"10.1093\/ietfec\/e89-a.2.528","volume":"E89-A","author":"J.P. Fang","year":"2006","unstructured":"Fang, J.P., Tong, Y.S., Chen, S.J.: An Enhanced BSA for Floorplanning. IEICE Trans. Fundamentals\u00a0E89-A(2), 528\u2013534 (2006)","journal-title":"IEICE Trans. Fundamentals"},{"key":"29_CR8","doi-asserted-by":"crossref","unstructured":"Liu, I.-M., Chen, H.-M., Chou, T.-L., Aziz, A., Wong, D.F.: Integrated Power Supply Planning and Floorplanning. In: Proc. Conf. on Asia South Pacific Design Automation, Yokohama, Japan, January 2001, pp. 589\u2013594 (2001)","DOI":"10.1145\/370155.370539"},{"issue":"1","key":"29_CR9","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/43.974135","volume":"21","author":"J. Lou","year":"2002","unstructured":"Lou, J., Thakur, S., Krishnamoorthy, S., Sheng, H.S.: Estimating Routing Congestion Using Probabilistic Analysis. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems\u00a021(1), 32\u201341 (2002)","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"29_CR10","doi-asserted-by":"crossref","unstructured":"Sham, C.W., Wong, W.C., Young, E.F.Y.: Congestion Estimation with Buffer Planning in Floorplan Design. In: Proc. Design Automation and Test in Europe Conf. and Exhibition, Paris, France, March 2002, pp. 696\u2013701 (2002)","DOI":"10.1109\/DATE.2002.998375"},{"issue":"8","key":"29_CR11","doi-asserted-by":"publisher","first-page":"874","DOI":"10.1109\/TVLSI.2004.831464","volume":"12","author":"S.-Y. Ho","year":"2004","unstructured":"Ho, S.-Y., Ho, S.-J., Lin, Y.-K., Chu, C.-C.: An Orthogonal Simulated Annealing Algorithm for Large Floorplanning Problems. IEEE Trans. VLSI systems\u00a012(8), 874\u2013876 (2004)","journal-title":"IEEE Trans. VLSI systems"},{"key":"29_CR12","doi-asserted-by":"crossref","unstructured":"Tang, M., Lau, R.Y.K.: A parallel Genetic Algorithm for Floorplan Area Optimization. In: Proc. the 7th International Conference on Intelligent Systems Design and Applications, Rio, Brazil, October 2007, pp. 801\u2013806 (2007)","DOI":"10.1109\/ISDA.2007.47"},{"issue":"10","key":"29_CR13","doi-asserted-by":"publisher","first-page":"993","DOI":"10.1109\/71.539732","volume":"7","author":"S.-Y. Lee","year":"1996","unstructured":"Lee, S.-Y., Lee, K.G.: Synchronous and Asynchronous Parallel Simulated Annealing with Multiple Markov Chains. IEEE Trans, Parallel and Distributed Systems\u00a07(10), 993\u20131008 (1996)","journal-title":"IEEE Trans, Parallel and Distributed Systems"},{"issue":"2","key":"29_CR14","doi-asserted-by":"publisher","first-page":"207","DOI":"10.1006\/jpdc.1996.0121","volume":"37","author":"D. Janaki Ram","year":"1996","unstructured":"Janaki Ram, D., Sreenivas, T.H., Ganapathy Subramaniam, K.: Parallel Simulated Annealing Algorithms. Journal of Parallel and Distributed Computing\u00a037(2), 207\u2013212 (1996)","journal-title":"Journal of Parallel and Distributed Computing"},{"issue":"9","key":"29_CR15","doi-asserted-by":"publisher","first-page":"1362","DOI":"10.1006\/jpdc.2002.1851","volume":"62","author":"E. Alba","year":"2002","unstructured":"Alba, E., Nebro, A.J., Troya, J.M.: Heterogeneous Computing and Parallel Genetic Algorithms. Journal of Parallel and Distributed Computing\u00a062(9), 1362\u20131385 (2002)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"29_CR16","doi-asserted-by":"crossref","unstructured":"Fang, J.P., Chang, Y.-L., Ren, H., Lin, C.-C., Liang, W.-Y., Fang, J.-F.: A simulated annealing Band Selection Approach for Hyperspectral Imagery. In: Proc. SPIE, Sensors and Applications, Optics East, Boston, Massachusetts, USA (October 2006)","DOI":"10.1117\/12.685683"},{"key":"29_CR17","unstructured":"Chang, Y.-L., Fang, J.P., Ren, H., Liang, W.-Y., Liu, J.-N.: A Simulated Annealing Feature Extraction Approach for Hyperspectral Images. In: Proc. IEEE International Geoscience and Remote Sensing Symposium, Barcelona, Spain (July 2007)"},{"key":"29_CR18","unstructured":"OpenMP, http:\/\/www.openmp.org\/blog\/"},{"key":"29_CR19","volume-title":"Design and Analysis of Experiments","author":"D.C. Montgomery","year":"1997","unstructured":"Montgomery, D.C.: Design and Analysis of Experiments, 4th edn. John Wiley & Sons, New York (1997)","edition":"4"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03095-6_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T15:44:33Z","timestamp":1739288673000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03095-6_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642030949","9783642030956"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03095-6_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}