{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T16:40:12Z","timestamp":1739292012618,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642030949"},{"type":"electronic","value":"9783642030956"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03095-6_49","type":"book-chapter","created":{"date-parts":[[2009,7,30]],"date-time":"2009-07-30T17:40:55Z","timestamp":1248975655000},"page":"513-524","source":"Crossref","is-referenced-by-count":0,"title":["VLSI Architecture for Fast Memetic Vector Quantizer Design on Reconfigurable Hardware"],"prefix":"10.1007","author":[{"given":"Sheng-Kai","family":"Weng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Min","family":"Ou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Jyi","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"49_CR1","unstructured":"Choi, Y.H., Chung, D.J.: VLSI Processor of Parallel Genetic Algorithm. In: IEEE Asia Pacific Conf. on ASICs, pp. 143\u2013146 (2000)"},{"key":"49_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-05094-1","volume-title":"Introduction to Evolutionary Computing","author":"A.E. Eiben","year":"2003","unstructured":"Eiben, A.E., Smith, J.D.: Introduction to Evolutionary Computing. Springer, Heidelberg (2003)"},{"key":"49_CR3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3626-0","volume-title":"Vector Quantization and Signal Compression","author":"A. Gersho","year":"1992","unstructured":"Gersho, A., Gray, R.M.: Vector Quantization and Signal Compression. Kluwer, Norwood (1992)"},{"key":"49_CR4","doi-asserted-by":"publisher","first-page":"233","DOI":"10.1117\/1.602081","volume":"38","author":"W.J. Hwang","year":"1999","unstructured":"Hwang, W.J., Hong, S.L.: Genetic entropy-constrained vector quantization. Optical Engineering\u00a038, 233\u2013239 (1999)","journal-title":"Optical Engineering"},{"key":"49_CR5","unstructured":"Hwang, W.J., Li, H.Y., Yeh, Y.J., Chan, K.F.: Book Progress in Neurocomputing Research. In: FPGA Implementation of Competitive Learning with Partial Distance Search in the Wavelet Domain ch. 8, pp. 203\u2013221. NOVA Science Publisher (2008)"},{"key":"49_CR6","volume-title":"Reconfigurable Computing","author":"S. Hauck","year":"2008","unstructured":"Hauck, S., Dehon, A.: Reconfigurable Computing. Morgan Kaufmann, San Francisco (2008)"},{"key":"49_CR7","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/3927.001.0001","volume-title":"An introduction to genetic algorithm","author":"M. Mitchell","year":"1996","unstructured":"Mitchell, M.: An introduction to genetic algorithm. MIT press, Cambridge (1996)"},{"key":"49_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"554","DOI":"10.1007\/11504894_76","volume-title":"Innovations in Applied Artificial Intelligence","author":"N. Nedjah","year":"2005","unstructured":"Nedjah, N., Mourelle, L.: Hardware Architecture for Genetic Algorithms. In: Ali, M., Esposito, F. (eds.) IEA\/AIE 2005. LNCS, vol.\u00a03533, pp. 554\u2013556. Springer, Heidelberg (2005)"},{"key":"49_CR9","unstructured":"Rasheed, K., Davisson, B.D.: Effect of global parallelism on the behave of a steady state genetic algorithm for design optimization. In: Proceedings of the Congress on Evolutionary Computation, Washington, DC (1999)"},{"key":"49_CR10","unstructured":"Tommiska, M., Vuori, J.: Implementation of genetic algorithms with programmable logic devices. In: Proc. 2nd Nordic Workshop on Genetic Algorithms and Their Applications, pp. 111\u2013126 (1996)"},{"key":"49_CR11","unstructured":"Stratix II Device Handbook, Altera Corporation (2008), http:\/\/www.altera.com\/literature\/lit-nio2.jsp"},{"key":"49_CR12","unstructured":"NIOS II Processor Reference Handbook, Altera Corporation (2008), http:\/\/www.altera.com\/literature\/lit-nio2.jsp"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03095-6_49","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T15:44:26Z","timestamp":1739288666000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03095-6_49"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642030949","9783642030956"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03095-6_49","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}