{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:33:22Z","timestamp":1725536002693},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642030949"},{"type":"electronic","value":"9783642030956"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03095-6_79","type":"book-chapter","created":{"date-parts":[[2009,7,30]],"date-time":"2009-07-30T17:40:55Z","timestamp":1248975655000},"page":"844-852","source":"Crossref","is-referenced-by-count":0,"title":["Design a Hardware Mechanism to Utilize Multiprocessors on a Uni-processor Operating System"],"prefix":"10.1007","author":[{"given":"Slo-Li","family":"Chu","sequence":"first","affiliation":[]},{"given":"Chih-Chieh","family":"Hsiao","sequence":"additional","affiliation":[]},{"given":"Pin-Hua","family":"Chiu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Allen, G.E., Evans, B.L.: Real-time Sonar Beamforming on Workstations Using Process Networks and POSIX threads. IEEE Trans. Signal Processing, 921\u2013926 (March 2000)","key":"79_CR1","DOI":"10.1109\/78.824694"},{"unstructured":"Aas, J.: Understanding the Linux 2.6.8.1 CPU Scheduler. Silicon Graphics, Inc. (2005)","key":"79_CR2"},{"unstructured":"Chu, S.L., Hsiao, C.C., Chiu, P.H., Lin, H.C.: User Adjustable Process Scheduling Mechanism for a Multiprocessor Embedded System. In: 6th WSEAS International Conference on Applied Computer Science (2006)","key":"79_CR3"},{"unstructured":"Intel Corp. Intel\u00ae CoreTM Microarchitecture, \n                    \n                      http:\/\/www.intel.com\/technology\/architecture\/coremicro\/index.htm","key":"79_CR4"},{"unstructured":"Liao, I.T., Tan, K.S., Tseng, S.Y., Chen, W.F.: Interprocessor Communication for PAC. ITRI SoC Technical Journal\u00a0002","key":"79_CR5"},{"unstructured":"Love, R.: Linux Kernel Development. SAMS, Developer Library Series (2003)","key":"79_CR6"},{"unstructured":"Morgan, K.: Preemptible Linux: A Reality Check. White Paper, MontaVista Software, Inc. (2001)","key":"79_CR7"},{"doi-asserted-by":"crossref","unstructured":"Piel, E., Marquet, P., Soula, J., Dekeyser, J.L.: Asymmetric Real-Time Scheduler on Multi-Processor Architecture. In: 20th International Parallel and Distributed Processing Symposium, pp. 25\u201329 (2006)","key":"79_CR8","DOI":"10.1109\/IPDPS.2006.1639425"},{"unstructured":"Valois, J.D.: Implementing Lock-Free Queues. In: Seventh International Conference on Parallel and Distributed Computing Systems (1994)","key":"79_CR9"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03095-6_79","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,9]],"date-time":"2019-03-09T07:52:22Z","timestamp":1552117942000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03095-6_79"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642030949","9783642030956"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03095-6_79","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}