{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:29:57Z","timestamp":1725535797353},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642031373"},{"type":"electronic","value":"9783642031380"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03138-0_21","type":"book-chapter","created":{"date-parts":[[2009,7,15]],"date-time":"2009-07-15T05:20:29Z","timestamp":1247635229000},"page":"194-203","source":"Crossref","is-referenced-by-count":7,"title":["Constraint-Driven Identification of Application Specific Instructions in the DURASE System"],"prefix":"10.1007","author":[{"given":"Kevin","family":"Martin","sequence":"first","affiliation":[]},{"given":"Christophe","family":"Wolinski","sequence":"additional","affiliation":[]},{"given":"Krzysztof","family":"Kuchcinski","sequence":"additional","affiliation":[]},{"given":"Antoine","family":"Floch","sequence":"additional","affiliation":[]},{"given":"Fran\u00e7ois","family":"Charot","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Wolinski, C., Kuchcinski, K., Raffin, E.: Architecture-driven synthesis of reconfigurable cells (March 2009) (submitted for publication)","key":"21_CR1","DOI":"10.1109\/DSD.2009.183"},{"unstructured":"GeCoS: Generic compiler suite, http:\/\/gecos.gforge.inria.fr\/","key":"21_CR2"},{"issue":"3","key":"21_CR3","doi-asserted-by":"publisher","first-page":"380","DOI":"10.1145\/567270.567272","volume":"7","author":"A.A. Kountouris","year":"2002","unstructured":"Kountouris, A.A., Wolinski, C.: Efficient scheduling of conditional behaviors for high-level synthesis. ACM Trans. Des. Autom. Electron. Syst.\u00a07(3), 380\u2013412 (2002)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"issue":"12-15","key":"21_CR4","doi-asserted-by":"publisher","first-page":"489","DOI":"10.1016\/S1383-7621(03)00075-4","volume":"49","author":"K. Kuchcinski","year":"2003","unstructured":"Kuchcinski, K., Wolinski, C.: Global approach to assignment and scheduling of complex behaviors based on HCDG and constraint programming. Journal of Systems Architecture\u00a049(12-15), 489\u2013503 (2003)","journal-title":"Journal of Systems Architecture"},{"doi-asserted-by":"crossref","unstructured":"Feautrier, P.: Dataflow analysis of array and scalar references. International Journal of Parallel Programming\u00a020 (1991)","key":"21_CR5","DOI":"10.1007\/BF01407931"},{"doi-asserted-by":"crossref","unstructured":"Wolinski, C., Kuchcinski, K.: Automatic selection of application-specific reconfigurable processor extensions. In: Proc. Design Automation and Test in Europe, Munich, Germany, March 10-14 (2008)","key":"21_CR6","DOI":"10.1145\/1403375.1403670"},{"doi-asserted-by":"crossref","unstructured":"Kastner, R., Kaplan, A., Memik, S.O., Bozorgzadeh, E.: Instruction generation for hybrid reconfigurable systems. ACM Trans. Des. Autom. Electron. Syst.\u00a07(4) (2002)","key":"21_CR7","DOI":"10.1145\/605440.605446"},{"doi-asserted-by":"crossref","unstructured":"Arnold, M., Corporaal, H.: Designing domain specific processors. In: Proceedings of the 9th International Workshop on Hardware\/Software CoDesign, Copenhagen, April 2001, pp. 61\u201366 (2001)","key":"21_CR8","DOI":"10.1145\/371636.371677"},{"doi-asserted-by":"crossref","unstructured":"Clark, N., Zong, H., Mahlke, S.: Processor acceleration through automated instruction set customization. In: 36th Annual International Symposium on Microarchitecture (2003)","key":"21_CR9","DOI":"10.1109\/MICRO.2003.1253189"},{"doi-asserted-by":"crossref","unstructured":"Atasu, K., Pozzi, L., Ienne, P.: Automatic application-specific instructionset extensions under microarchitectural constraints. In: 40th Design Automation Conference (DAC) (2003)","key":"21_CR10","DOI":"10.1145\/775832.775897"},{"doi-asserted-by":"crossref","unstructured":"Biswas, P., Banerjee, S., Dutt, N., Pozzi, L., Ienne, P.: ISEGEN: Generation of high-quality instruction set extensions by iterative improvement. In: 42nd Design Automation Conference (DAC) (2005)","key":"21_CR11","DOI":"10.1109\/DATE.2005.191"},{"doi-asserted-by":"crossref","unstructured":"Peymandoust, A., Pozzi, L., Ienne, P., De Micheli, G.: Automatic instruction set extension and utilization for embedded processors. In: ASAP (2003)","key":"21_CR12","DOI":"10.1109\/ASAP.2003.1212834"},{"unstructured":"Guo, Y.: Mapping applications to a coarse-grained reconfigurable architecture. PhD Thesis, University of Twent, Eindhoven, Netherlad (September 8, 2006)","key":"21_CR13"},{"doi-asserted-by":"crossref","unstructured":"Leupers, R., Karuri, K., Kraemer, S., Pandey, M.: A design flow for configurable embedded processors based on optimized instruction set extension synthesis. In: DATE (2006)","key":"21_CR14","DOI":"10.1109\/DATE.2006.243972"},{"doi-asserted-by":"crossref","unstructured":"Guo, Y., Smit, G., Broersma, H., Heysters, P.: A graph covering algorithm for a coarse grain reconfigurable system. In: Languages, Compilers, and Tools for Embedded Systems (LCTES 2003), San Diego, California, June 11-13 (2003)","key":"21_CR15","DOI":"10.1145\/780732.780760"},{"doi-asserted-by":"crossref","unstructured":"Wolinski, C., Kuchcinski, K.: Identification of application specific instructions based on sub-graph isomorphism constraints. In: IEEE 18th Intl. Conference on Application-specific Systems, Architectures and Processors, Montr\u00e9al, Canada, July 8-11 (2007)","key":"21_CR16","DOI":"10.1109\/ASAP.2007.4430001"},{"issue":"3","key":"21_CR17","doi-asserted-by":"publisher","first-page":"355","DOI":"10.1145\/785411.785416","volume":"8","author":"K. Kuchcinski","year":"2003","unstructured":"Kuchcinski, K.: Constraints-driven scheduling and resource assignment. ACM Transactions on Design Automation of Electronic Systems (TODAES)\u00a08(3), 355\u2013383 (2003)","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03138-0_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T09:44:39Z","timestamp":1558431879000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03138-0_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642031373","9783642031380"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03138-0_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}