{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T05:30:06Z","timestamp":1739338206048,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642035463"},{"type":"electronic","value":"9783642035470"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03547-0_9","type":"book-chapter","created":{"date-parts":[[2009,8,19]],"date-time":"2009-08-19T06:29:23Z","timestamp":1250663363000},"page":"81-92","source":"Crossref","is-referenced-by-count":1,"title":["Throughput Considerations of Fault-Tolerant Routing in Network-on-Chip"],"prefix":"10.1007","author":[{"given":"Arshin","family":"Rezazadeh","sequence":"first","affiliation":[]},{"given":"Mahmood","family":"Fathy","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Ali, M., Welzl, M., Zwicknagl, M., Hellebrand, S.: Considerations for fault-tolerant network on chips. In: The 17th International Conference on Microelectronics, December 13-15, pp. 178\u2013182 (2005)","DOI":"10.1109\/ICM.2005.1590063"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Banerjee, N., Vellanki, P., Chatha, K.S.: A Power and Performance Model for Network-on-Chip Architectures. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE 2004), February 16-20, vol.\u00a02, pp. 1250\u20131255 (2004)","DOI":"10.1109\/DATE.2004.1269067"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"Benini, L., De Micheli, G.: Networks on chips: A new SoC paradigm. IEEE Computer, 70\u201378 (January 2002)","DOI":"10.1109\/2.976921"},{"issue":"7","key":"9_CR4","doi-asserted-by":"publisher","first-page":"848","DOI":"10.1109\/12.392844","volume":"44","author":"R.V. Boppana","year":"1995","unstructured":"Boppana, R.V., Chalasani, S.: Fault-tolerant wormhole routing algorithms for mesh networks. IEEE Trans. Computers\u00a044(7), 848\u2013864 (1995)","journal-title":"IEEE Trans. Computers"},{"issue":"1","key":"9_CR5","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/71.744829","volume":"10","author":"B.V. Dao","year":"1999","unstructured":"Dao, B.V., Duato, J., Yalamanchili, S.: Dynamically configurable message flow control for fault-tolerant routing. IEEE Transactions on Parallel and Distributed Systems\u00a010(1), 7\u201322 (1999)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"2","key":"9_CR6","first-page":"194","volume":"3","author":"W.J. Dally","year":"1992","unstructured":"Dally, W.J.: Virtual channel flow control. IEEE TPDS\u00a03(2), 194\u2013205 (1992)","journal-title":"IEEE TPDS"},{"issue":"5","key":"9_CR7","doi-asserted-by":"publisher","first-page":"547","DOI":"10.1109\/TC.1987.1676939","volume":"36","author":"W.J. Dally","year":"1987","unstructured":"Dally, W.J., Seitz, C.L.: Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Computers\u00a036(5), 547\u2013553 (1987)","journal-title":"IEEE Trans. Computers"},{"key":"9_CR8","volume-title":"Principles and practices of interconnection networks","author":"W.J. Dally","year":"2004","unstructured":"Dally, W.J., Towles, B.: Principles and practices of interconnection networks. Morgan Kaufman Publishers, San Francisco (2004)"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Proceedings. Design Automation Conference, Las Vegas, NV, USA, June 18-21, pp. 684\u2013689 (2001)","DOI":"10.1109\/DAC.2001.935594"},{"key":"9_CR10","volume-title":"Interconnection networks: An engineering approach","author":"J. Duato","year":"2003","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection networks: An engineering approach. Morgan Kaufmann, San Francisco (2003)"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Guerrier, P., Greiner, A.: A generic architecture for on-chip packet-switched interconnections. In: Proceedings. Design Automation and Test in Europe Conference and Exhibition, Paris, France, March 27-30, pp. 250\u2013256 (2000)","DOI":"10.1145\/343647.343776"},{"key":"9_CR12","unstructured":"Hemani, A., Jantsch, A., Kumar, S., Postula, A., Oberg, J., Millberg, M., Lindqvist, D.: Network on chip: an architecture for billion transistor era. In: IEEE NorChip Conf., November 2000, pp. 120\u2013124 (2000)"},{"issue":"6","key":"9_CR13","doi-asserted-by":"publisher","first-page":"1000","DOI":"10.1016\/j.jcss.2007.07.004","volume":"74","author":"A.E. Kiasari","year":"2008","unstructured":"Kiasari, A.E., Sarbazi-Azad, H.: Analytic performance comparison of hypercubes and star graphs with implementation constraints. Journal of Computer and System Sciences\u00a074(6), 1000\u20131012 (2008)","journal-title":"Journal of Computer and System Sciences"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Kumar, S., Jantsch, A., Millberg, M., Oberg, J., Soininen, J., Forsell, M., Tiensyrj, K., Hemani, A.: A network on chip architecture and design methodology. In: Symposium on VLSI, April 2002, pp. 117\u2013124 (2002)","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"Lap-Fai, L., Chi-Ying, T.: Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems. In: DAC 2006, San Francisco, California, USA (July 2006)","DOI":"10.1109\/DAC.2006.229271"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"Matsutani, H., Koibuchi, M., Yamada, Y., Jouraku, A., Amano, H.: Non-minimal routing strategy for application-specific networks-on-chips. In: ICPP 2005, International Conference Workshops on Parallel Processing, June 14-17, pp. 273\u2013280 (2005)","DOI":"10.1109\/ICPPW.2005.59"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"Rezazadeh, A., Fathy, M., Hassanzadeh, A.: If-cube3: an improved fault-tolerant routing algorithm to achieve less latency in NoCs. In: IACC 2009, IEEE International Advanced Computing Conference, March 6-7, pp. 278\u2013283 (2009)","DOI":"10.1109\/IADCC.2009.4809021"},{"key":"9_CR18","doi-asserted-by":"crossref","unstructured":"Rezazadeh, A., Fathy, M., Rahnavard, G.A.: An enhanced fault-tolerant routing algorithm for mesh network-on-chip. In: ICESS 2009, 6th International Conference on Embedded Software and Systems, May 25-27, pp. 505\u2013510 (2009)","DOI":"10.1109\/ICESS.2009.89"},{"key":"9_CR19","doi-asserted-by":"crossref","unstructured":"Srinivasan, K., Chatha, K.S.: A technique for low energy mapping and routing in network-on-chip architectures. In: ISLPED 2005, San Diego, California, USA, August 8-10, pp. 387\u2013392 (2005)","DOI":"10.1145\/1077603.1077695"},{"issue":"9","key":"9_CR20","doi-asserted-by":"publisher","first-page":"1040","DOI":"10.1109\/12.620485","volume":"46","author":"P.H. Sui","year":"1997","unstructured":"Sui, P.H., Wang, S.D.: An improved algorithm for fault-tolerant wormhole routing in meshes. IEEE Trans. on Computers\u00a046(9), 1040\u20131042 (1997)","journal-title":"IEEE Trans. on Computers"},{"key":"9_CR21","doi-asserted-by":"crossref","unstructured":"Yang, S.G., Li, L., Xu, Y., Zhang, Y.A., Zhang, B.: A power-aware adaptive routing scheme for network on a chip. In: ASICON 2007, 7th International Conference on ASIC, October 22-25, pp. 1301\u20131304 (2007)","DOI":"10.1109\/ICASIC.2007.4415875"}],"container-title":["Communications in Computer and Information Science","Contemporary Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03547-0_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T19:50:37Z","timestamp":1739303437000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03547-0_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642035463","9783642035470"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03547-0_9","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2009]]}}}