{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:58:32Z","timestamp":1761580712404},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642036439"},{"type":"electronic","value":"9783642036446"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03644-6_10","type":"book-chapter","created":{"date-parts":[[2009,8,21]],"date-time":"2009-08-21T09:16:51Z","timestamp":1250846211000},"page":"123-133","source":"Crossref","is-referenced-by-count":1,"title":["L1 Collective Cache: Managing Shared Data for Chip Multiprocessors"],"prefix":"10.1007","author":[{"given":"Guanjun","family":"Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Degui","family":"Fen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liangliang","family":"Tong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lingxiang","family":"Xiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianzhou","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Monchiero, M., Canal, R., Gonzalez, A.: Design space exploration for multicore architectures: A power\/performance\/thermal view. In: IEEE conference on supercomputing (June 2006)","DOI":"10.1145\/1183401.1183428"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Sinharoy, B., Kalla, R., Tendler, J., Eickemeyer, R., Joyner, J.: Power5 System Microarchitecture. IBM Journal of Research and Development\u00a049(4) (2005)","DOI":"10.1147\/rd.494.0505"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Kongetira, P.: A 32-way Multithreaded SPARC? Processor. In: Proceedings of the 16th HotChips Symposium (August 2004)","DOI":"10.1109\/MM.2005.35"},{"key":"10_CR4","unstructured":"Krewell, K.: UltraSPARC IV Mirrors Predecessor. In: Microprocessor. Report, November 2003, pp.\u00a01\u20133 (2003)"},{"issue":"2","key":"10_CR5","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2005.34","volume":"25","author":"C. McNairy","year":"2005","unstructured":"McNairy, C., Bhatia, R.: Montecito: A Dual-Core Dual-Thread Itanium Processor. IEEE Micro.\u00a025(2), 10\u201320 (2005)","journal-title":"IEEE Micro."},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Chang, J., Sohi, G.S.: Cooperative cache for chip multiprocessors. In: ISCA (2006)","DOI":"10.1145\/1274971.1275005"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Srikantaiah, S., Irwin, M.K.M.J.: Adaptive set pinning: Managing shared caches in Chip Multiprocessors. In: ASPLOS 2008 (2008)","DOI":"10.1145\/1346281.1346299"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"Beckmann, B.M., Marty, M.R., Wood, D.A.: ASR: Adaptive selective replication for CMP caches. In: MICRO (2006)","DOI":"10.1109\/MICRO.2006.10"},{"key":"10_CR9","volume-title":"Magnusson: Simics: a full system simulator","author":"S. Peter","year":"2002","unstructured":"Peter, S.: Magnusson: Simics: a full system simulator. IEEE Computer Society, Los Alamitos (2002)"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Martin, M.M.K.: Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. In: Computer Architecture News (September 2005)","DOI":"10.1145\/1105734.1105747"},{"key":"10_CR11","volume-title":"A single-chip multiprocessor","author":"L. Hammond","year":"1997","unstructured":"Hammond, L., Nayfeh, B.A., Olukotun, K.: A single-chip multiprocessor. IEEE Computer Society, Los Alamitos (1997)"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Monchiero, M., Canal, R., Gonzalez, A.: Design space exploration for multicore architectures: A power\/performance\/thermal view. In: IEEE conference on supercomputing (June 2006)","DOI":"10.1145\/1183401.1183428"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"Leverich, J., Arakida, H., Solomatnikov, A.: Comparing memory systems for chip multiprocessors. In: ISCA (2007)","DOI":"10.1145\/1250662.1250707"},{"key":"10_CR14","doi-asserted-by":"crossref","unstructured":"Kim, C., Burger, D., Keckler, S.W.: An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In: ASPLOS (2002)","DOI":"10.1145\/605397.605420"},{"key":"10_CR15","unstructured":"Cgushti, Z., Powell, M.D., Vijaykumar, T.N.: Distance associativity for high-performance energy-efficient non-uniform cache architectures. In: MICRO (2003)"},{"key":"10_CR16","doi-asserted-by":"crossref","unstructured":"Beckmann, B.M., Wood, D.A.: Managing Wire Delay in Large Chip-Multiprocessor Caches. In: Proc. 37th Int\u2019l. Symp. Microarchitecture (MICRO-37) (December)","DOI":"10.1109\/MICRO.2004.21"},{"key":"10_CR17","doi-asserted-by":"crossref","unstructured":"Chishti, Z., Powell, M.D., Vijaykumar, T.N.: Optimizing Replication, Communication, and Capacity Allocation in CMPs. In: Proc. 32nd Ann. Int\u2019l. Symp. Computer Architecture (ISCA 2005) (June 2005)","DOI":"10.1145\/1080695.1070001"},{"key":"10_CR18","unstructured":"Liu, C., Sivasubramaniam, A., Kandemir, M.: Organizing the last line of Defense before hitting the memory wall for CMPs. In: 10th HPCA (2004)"},{"key":"10_CR19","doi-asserted-by":"crossref","unstructured":"Huh, J., Kim, C.: A NUCA substrate for flexible CMP cache sharing. IEEE transactions on parallel and distributed systems (2007)","DOI":"10.1109\/TPDS.2007.1091"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03644-6_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,26]],"date-time":"2023-05-26T12:03:17Z","timestamp":1685102597000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03644-6_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642036439","9783642036446"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03644-6_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}