{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:24:59Z","timestamp":1751034299791,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642036439"},{"type":"electronic","value":"9783642036446"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03644-6_2","type":"book-chapter","created":{"date-parts":[[2009,8,21]],"date-time":"2009-08-21T09:16:51Z","timestamp":1250846211000},"page":"11-27","source":"Crossref","is-referenced-by-count":6,"title":["Dealing with Traffic-Area Trade-Off in Direct Coherence Protocols for Many-Core CMPs"],"prefix":"10.1007","author":[{"given":"Alberto","family":"Ros","sequence":"first","affiliation":[]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9 M.","family":"Garc\u00eda","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"6","key":"2_CR1","doi-asserted-by":"publisher","first-page":"639","DOI":"10.1147\/rd.516.0639","volume":"51","author":"H.Q. Le","year":"2007","unstructured":"Le, H.Q., et al.: IBM POWER6 microarchitecture. IBM Journal of Research and Development\u00a051(6), 639\u2013662 (2007)","journal-title":"IBM Journal of Research and Development"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Shah, M., et al.: UltraSPARC T2: A highly-threaded, power-efficient, SPARC SOC. In: IEEE Asian Solid-State Circuits Conference, November 2007, pp. 22\u201325 (2007)","DOI":"10.1109\/ASSCC.2007.4425786"},{"issue":"3","key":"2_CR3","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1535\/itj.1103.01","volume":"11","author":"M. Azimi","year":"2007","unstructured":"Azimi, M., et al.: Integration challenges and tradeoffs for tera-scale architectures. Intel. Technology Journal\u00a011(3), 173\u2013184 (2007)","journal-title":"Intel. Technology Journal"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Kumar, R., Zyuban, V., Tullsen, D.M.: Interconnections in multi-core architectures: Understanding mechanisms, overheads and scaling. In: 32nd Int\u2019l. Symp. on Computer Architecture (ISCA), June 2005, pp. 408\u2013419 (2005)","DOI":"10.1145\/1080695.1070004"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Bosschere, K.D., et al.: High-performance embedded architecture and compilation roadmap. Transactions on HiPEAC I, 5\u201329 (January 2007)","DOI":"10.1007\/978-3-540-71528-3_2"},{"key":"2_CR6","unstructured":"Owner, J.M., Hummel, M.D., Meyer, D.R., Keller, J.B.: System and method of maintaining coherency in a distributed communication system. U.S. Patent 7069361 (June 2006)"},{"key":"2_CR7","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"D.E. Culler","year":"1999","unstructured":"Culler, D.E., Singh, J.P., Gupta, A.: Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann Publishers, Inc., San Francisco (1999)"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Simoni, R., Hennessy, J.L., Horowitz, M.: An evaluation of directory schemes for cache coherence. In: 15th Int\u2019l. Symp. on Computer Architecture (ISCA), May 1988, pp. 280\u2013289 (1988)","DOI":"10.1145\/633625.52432"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Chaiken, D., Kubiatowicz, J., Agarwal, A.: LimitLESS directories: A scalable cache coherence scheme. In: 4th Int. Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS), April 1991, pp. 224\u2013234 (1991)","DOI":"10.1145\/106973.106995"},{"key":"2_CR10","unstructured":"Gupta, A., Weber, W.D., Mowry, T.C.: Reducing memory traffic requirements for scalable directory-based cache coherence schemes. In: Int\u2019l. Conference on Parallel Processing (ICPP), August 1990, pp. 312\u2013321 (1990)"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Marty, M.R., Bingham, J., Hill, M.D., Hu, A., Martin, M.M., Wood, D.A.: Improving multiple-cmp systems using token coherence. In: 11th Int\u2019l. Symp. on High-Performance Computer Architecture (HPCA), February 2005, pp. 328\u2013339 (2005)","DOI":"10.1109\/HPCA.2005.17"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Ros, A., Acacio, M.E., Garc\u00eda, J.M.: DiCo-CMP: Efficient cache coherency in tiled cmp architectures. In: 22nd Int\u2019l. Parallel and Distributed Processing Symp. (IPDPS) (April 2008)","DOI":"10.1109\/IPDPS.2008.4536287"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Kim, C., Burger, D., Keckler, S.W.: An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In: 10th Int. Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS), October 2002, pp. 211\u2013222 (2002)","DOI":"10.1145\/605432.605420"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Barroso, L.A., et al.: Piranha: A scalable architecture based on single-chip multiprocessing. In: 27th Int\u2019l. Symp. on Computer Architecture (ISCA), June 2000, pp. 12\u201314 (2000)","DOI":"10.1145\/339647.339696"},{"issue":"2","key":"2_CR15","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"P.S. Magnusson","year":"2002","unstructured":"Magnusson, P.S., et al.: Simics: A full system simulation platform. IEEE Computer\u00a035(2), 50\u201358 (2002)","journal-title":"IEEE Computer"},{"issue":"4","key":"2_CR16","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"M.M. Martin","year":"2005","unstructured":"Martin, M.M., et al.: Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. Computer Architecture News\u00a033(4), 92\u201399 (2005)","journal-title":"Computer Architecture News"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Puente, V., Gregorio, J.A., Beivide, R.: SICOSYS: An integrated framework for studying interconnection network in multiprocessor systems. In: 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing, January 2002, pp. 15\u201322 (2002)","DOI":"10.1109\/EMPDP.2002.994207"},{"key":"2_CR18","unstructured":"Thoziyoor, S., Muralimanohar, N., Ahn, J.H., Jouppi, N.P.: Cacti 5.1. Technical Report HPL-2008-20, HP Labs (April 2008)"},{"issue":"3","key":"2_CR19","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1109\/40.768506","volume":"19","author":"T. Horel","year":"1999","unstructured":"Horel, T., Lauterbach, G.: UltraSPARC-III: Designing third-generation 64-bit performance. IEEE Micro.\u00a019(3), 73\u201385 (1999)","journal-title":"IEEE Micro."},{"key":"2_CR20","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 programs: Characterization and methodological considerations. In: 22nd Int\u2019l. Symp. on Computer Architecture (ISCA), June 1995, pp. 24\u201336 (1995)","DOI":"10.1145\/225830.223990"},{"key":"2_CR21","unstructured":"Li, M.L., Sasanka, R., Adve, S.V., Chen, Y.K., Debes, E.: The ALPBench benchmark suite for complex multimedia applications. In: Int\u2019l. Symp. on Workload Characterization, October 2005, pp. 34\u201345 (2005)"},{"key":"2_CR22","doi-asserted-by":"crossref","unstructured":"Martin, M.M., et al.: Timestamp snooping: An approach for extending SMPs. In: 9th Int. Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS), November 2000, pp. 25\u201336 (2000)","DOI":"10.1145\/378993.378998"},{"key":"2_CR23","doi-asserted-by":"crossref","unstructured":"Martin, M.M., Sorin, D.J., Hill, M.D., Wood, D.A.: Bandwidth adaptive snooping. In: 8th Int\u2019l. Symp. on High-Performance Computer Architecture (HPCA), January 2002, pp. 251\u2013262 (2002)","DOI":"10.1109\/HPCA.2002.995715"},{"key":"2_CR24","doi-asserted-by":"crossref","unstructured":"Cheng, L., Muralimanohar, N., Ramani, K., Balasubramonian, R., Carter, J.B.: Interconnect-aware coherence protocols for chip multiprocessors. In: 33rd Int\u2019l. Symp. on Computer Architecture (ISCA), June 2006, pp. 339\u2013351 (2006)","DOI":"10.1145\/1150019.1136515"},{"key":"2_CR25","doi-asserted-by":"crossref","unstructured":"Martin, M.M., Harper, P.J., Sorin, D.J., Hill, M.D., Wood, D.A.: Using destination-set prediction to improve the latency\/bandwidth tradeoff in shared-memory multiprocessors. In: 30th Int\u2019l. Symp. on Computer Architecture (ISCA), June 2003, pp. 206\u2013217 (2003)","DOI":"10.1145\/859618.859642"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Cheng, L., Carter, J.B., Dai, D.: An adaptive cache coherence protocol optimized for producer-consumer sharing. In: 13th Int\u2019l. Symp. on High-Performance Computer Architecture (HPCA), February 2007, pp. 328\u2013339 (2007)","DOI":"10.1109\/HPCA.2007.346210"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03644-6_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T20:25:38Z","timestamp":1739305538000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03644-6_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642036439","9783642036446"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03644-6_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}