{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:33:38Z","timestamp":1742913218494,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642036439"},{"type":"electronic","value":"9783642036446"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03644-6_3","type":"book-chapter","created":{"date-parts":[[2009,8,21]],"date-time":"2009-08-21T09:16:51Z","timestamp":1250846211000},"page":"28-40","source":"Crossref","is-referenced-by-count":2,"title":["An Efficient Lightweight Shared Cache Design for Chip Multiprocessors"],"prefix":"10.1007","author":[{"given":"Jinglei","family":"Wang","sequence":"first","affiliation":[]},{"given":"Dongsheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yibo","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Haixia","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"2","key":"3_CR1","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"M.B. Taylor","year":"2002","unstructured":"Taylor, M.B., Kim, J., Miller, J., et al.: The raw microprocessor: A computational fabric for software circuits and general purpose programs. IEEE Micro.\u00a022(2), 25\u201335 (2002)","journal-title":"IEEE Micro."},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Zhang, M., Asanovic, K.: Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors. In: 32nd Int\u2019l. Symp. on Computer Architecture (ISCA 2005), June 2005, pp. 336\u2013345 (2005)","DOI":"10.1145\/1080695.1069998"},{"issue":"3","key":"3_CR3","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1535\/itj.1103.01","volume":"11","author":"M. Azimi","year":"2007","unstructured":"Azimi, M., Cherukuri, N., Jayasimha, D.N., Kumar, A., Kundu, P., Park, S., Schoinas, I., Vaidya, A.S.: Integration challenges and tradeoffs for tera-scale architectures. Intel. Technology Journal\u00a011(3), 173\u2013184 (2007)","journal-title":"Intel. Technology Journal"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Vangal, S., Howard, J., Ruhl, G., et al.: An 80-tile 1.28tflops network-on-chip in 65nm cmos. In: IEEE Int\u2019l. Solid-State Circuits Conference (ISSCC) (February 2007)","DOI":"10.1109\/ISSCC.2007.373606"},{"issue":"6","key":"3_CR5","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/2.55500","volume":"23","author":"D. Chaiken","year":"1990","unstructured":"Chaiken, D., Fields, C., Kurihara, K., Agarwal, A.: Directory-based cache coherence in large-scale multiprocessors. Computer\u00a023(6), 49\u201358 (1990)","journal-title":"Computer"},{"key":"3_CR6","unstructured":"Gupta, A., Weber, W., Mowry, T.: Reducing Memory Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes. In: Int\u2019l. Conference on Parallel Processing (ICPP 1990), August 1990, pp. 312\u2013321 (1990)"},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"Nanda, A., Nguyen, A., Michael, M., Joseph, D.: High-Throughput Coherence Controllers. In: 6th Int\u2019l. Symposium on High-Performance Computer Architecture (HPCA-6), January 2000, pp. 145\u2013155 (2000)","DOI":"10.1109\/HPCA.2000.824346"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Michael, M., Nanda, A.: Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors. In: Fifth International Conference on High Performance Computer Architecture, HPCA-5 (1999)","DOI":"10.1109\/HPCA.1999.744354"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Iyer, R., Bhuyan, L.: Switch Cache: A Framework for Improving the Remote Memory Access Latency of CC-NUMA Multiprocessors. In: 5th Int\u2019l. Symposium on High-Performance Computer Architecture (HPCA-5), January 1999, pp. 152\u2013160 (1999)","DOI":"10.1109\/HPCA.1999.744357"},{"issue":"8","key":"3_CR10","doi-asserted-by":"publisher","first-page":"755","DOI":"10.1109\/TPDS.2004.27","volume":"15","author":"M.E. Acacio","year":"2004","unstructured":"Acacio, M.E., Gonzalez, J., Garcia, J.M., Duato, J.: An architecture for highperformance scalable shared- memory multiprocessors exploiting on-chip integration. IEEE Transactions on Parallel and Distributed Systems\u00a015(8), 755\u2013768 (2004)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"4","key":"3_CR11","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"M.M. Martin","year":"2005","unstructured":"Martin, M.M., Sorin, D.J., Beckmann, B.M., Marty, M.R., Xu, M., Alameldeen, A.R., Moore, K.E., Hill, M.D., Wood, D.A.: Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. Computer Architecture News\u00a033(4), 92\u201399 (2005)","journal-title":"Computer Architecture News"},{"key":"3_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"582","DOI":"10.1007\/11549468_65","volume-title":"Euro-Par 2005 Parallel Processing","author":"A. Ros","year":"2005","unstructured":"Ros, A., Acacio, M.E., Garca, J.M.: A Novel Lightweight Directory Archi-tecture for Scalable Shared-Memory Multiprocessors. In: Cunha, J.C., Medeiros, P.D. (eds.) Euro-Par 2005. LNCS, vol.\u00a03648, pp. 582\u2013591. Springer, Heidelberg (2005)"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Ros, A., Acacio, M.E., Garca, J.M.: An efficient cache design for scalable glueless shared-memory multiprocessors. In: Proceedings of the 3rd conference on Computing frontiers, pp. 321\u2013330 (2006)","DOI":"10.1145\/1128022.1128065"},{"key":"3_CR14","unstructured":"Culler, D.E., Singh, J.P., Gupta, A.: Parallel Computer Architecture: A Hardware\/Software Approach, 2nd edn. Harcourt Asia Pte Ltd. (2002)"},{"key":"3_CR15","unstructured":"Woodacre, M., Robb, D., Roe, D., Feind, K.: The SGI AltixTM 3000 global shared-memory architecture.Technical Whitepaper, Silicon Graphics, Inc. (2003)"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 programs: Characterization and methodological considerations. In: 22nd Int\u2019l. Symp. on Computer Architecture (ISCA 1995), June 1995, pp. 24\u201336 (1995)","DOI":"10.1145\/225830.223990"},{"key":"3_CR17","unstructured":"SPEC2000, http:\/\/www.spec.org"},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"Barroso, L., et al.: Piranha: a scalable architecture based on single-chip multiprocessing. In: ISCA-27, Vancouver, BC, Canada (May 2000)","DOI":"10.1145\/339647.339696"},{"issue":"9","key":"3_CR19","first-page":"11","volume":"18","author":"K. Krewell","year":"2004","unstructured":"Krewell, K.: Sun\u2019s Niagara pours on the cores. Microprocessor Report\u00a018(9), 11\u201313 (2004)","journal-title":"Microprocessor Report"},{"key":"3_CR20","unstructured":"Raza Microelectronics, Inc. XLR processor product overview (May 2005)"},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"Sinharoy, B., Kalla, R., Tendler, J., Eickemeyer, R., Joyner, J.: Power5 System Microarchitecture. IBM Journal of Research and Development\u00a049(4) (2005)","DOI":"10.1147\/rd.494.0505"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03644-6_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T20:25:28Z","timestamp":1739305528000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03644-6_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642036439","9783642036446"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03644-6_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}