{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T18:40:53Z","timestamp":1743014453297,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642036439"},{"type":"electronic","value":"9783642036446"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03644-6_4","type":"book-chapter","created":{"date-parts":[[2009,8,21]],"date-time":"2009-08-21T05:16:51Z","timestamp":1250831811000},"page":"41-53","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Cache Organization for Tiled Chip Multiprocessor"],"prefix":"10.1007","author":[{"given":"Xi","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Dongsheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yibo","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Haixia","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jinglei","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Briggs, F., et al.: Intel 870: A Building Block for Cost-Effective Scalable Servers. IEEE Micro., 36\u201347 (March-April 2002)","DOI":"10.1109\/MM.2002.997878"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Chaiken, D., Fields, C., Kurihara, K., Agarwal, A.: Directory-based cache coherence in large-scale multiprocessors. IEEE Computer, 49\u201358 (June 1990)","DOI":"10.1109\/2.55500"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Rusu, S., et al.: A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers (February 2006)","DOI":"10.1109\/ISSCC.2006.1696062"},{"key":"4_CR4","unstructured":"Wuu, J., Weiss, D., Morganti, C., Dreesen, M.: The Asynchronous 24MB On-Chip Level-3 Cache for a Dual-Core Itanium-Family Processor. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers (February 2005)"},{"key":"4_CR5","unstructured":"Hardavellas, N., Pandis, I., Johnson, R., Mancheril, N., Ailamaki, A., Falsafi, B.: Database servers on chip multiprocessors: limitations and opportunities. In: CIDR (2007)"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Zhang, M., Asanovic, K.: Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors. In: Proc. of the 32nd International Symposium on Computer Architecture, June 2005, pp. 336\u2013345 (2005)","DOI":"10.1145\/1080695.1069998"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Zhang, M., Asanovic, K.: Victim Migration: Dynamically Adapting between Private and Shared CMP Caches. MIT Technical Report MIT-CSAIL-TR-2005-064,MIT-LCS-TR-1006 (October 2005)","DOI":"10.21236\/ADA466772"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Beckmann, B.M., et al.: ASR: Adaptive Selective Replication for CMP Caches. In: Proc. of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture, December 2006, pp. 443\u2013454 (2006)","DOI":"10.1109\/MICRO.2006.10"},{"key":"4_CR9","first-page":"264","volume-title":"Proc. of the 33rd Annual International Symposium on Computer Architecture, ISCA 2006","author":"J. Chang","year":"2006","unstructured":"Chang, J., et al.: Cooperative Caching for Chip Multiprocessors. In: Proc. of the 33rd Annual International Symposium on Computer Architecture, ISCA 2006, May 2006, pp. 264\u2013276. IEEE, Los Alamitos (2006)"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Eisley, N., Peh, L.-S., Shang, L.: Leveraging On-Chip Networks for Cache Migration in Chip Multiprocessors. In: Proceedings of 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), Toronto, Canada (October 2008)","DOI":"10.1145\/1454115.1454144"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Michael, M.M., Nanda, A.K.: Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors. In: 5th Int\u2019l. Symposium on High Performance Computer Architecture (January 1999)","DOI":"10.1109\/HPCA.1999.744354"},{"issue":"1","key":"4_CR12","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/TPDS.2005.4","volume":"16","author":"M.E. Acacio","year":"2005","unstructured":"Acacio, M.E., Gonzalez, J., Garcia, J.M., Duato, J.: A Two-Level Directory Architecture for Highly Scalable cc-NUMA Multiprocessors. IEEE Transactions on Parallel and Distributed Systems\u00a016(1), 67\u201379 (2005)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"4_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"582","DOI":"10.1007\/11549468_65","volume-title":"Euro-Par 2005 Parallel Processing","author":"A. Ros","year":"2005","unstructured":"Ros, A., Acacio, M.E., Garc\u00eda, J.M.: A Novel Lightweight Directory Architecture for Scalable Shared-Memory Multiprocessors. In: Cunha, J.C., Medeiros, P.D. (eds.) Euro-Par 2005. LNCS, vol.\u00a03648, pp. 582\u2013591. Springer, Heidelberg (2005)"},{"issue":"8","key":"4_CR14","doi-asserted-by":"publisher","first-page":"755","DOI":"10.1109\/TPDS.2004.27","volume":"15","author":"M.E. Acacio","year":"2004","unstructured":"Acacio, M.E., Gonzalez, J., Garcia, J.M., Duato, J.: An Architecture for High-Performance Scalable Shared-Memory Multiprocessors Exploiting On-Chip Integration. IEEE Transactions on Parallel and Distributed Systems\u00a015(8), 755\u2013768 (2004)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"4_CR15","volume-title":"Proceedings of SPAA-19","author":"J. Brown","year":"2007","unstructured":"Brown, J., Kumar, R., Tullsen, D.: Proximity-Aware Directory-based Coherence for Multi-core Processor Architectures. In: Proceedings of SPAA-19. ACM, New York (June 2007)"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"Lenoski, D., Laudon, J., Gharachorloo, K., Weber, W., Gupta, A., Henessy, J., Horowitz, M., Lam, M.: The stanford DASH multiprocessor. IEEE Computer (1992)","DOI":"10.1109\/2.121510"},{"key":"4_CR17","unstructured":"Virtutech AB. Simics Full System Simulator, \n                    \n                      http:\/\/www.simics.com\/"},{"key":"4_CR18","unstructured":"Wisconsin Multifacet GEMS Simulator, \n                    \n                      http:\/\/www.cs.wisc.edu\/gems\/"},{"key":"4_CR19","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995, pp. 24\u201337 (1995)","DOI":"10.1145\/223982.223990"},{"key":"4_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"384","DOI":"10.1007\/978-3-540-74784-0_39","volume-title":"Network and Parallel Computing","author":"H. Wang","year":"2007","unstructured":"Wang, H., Wang, D., Li, P.: Exploit Temporal Locality of Shared Data in SRC enabled CMP. In: Li, K., Jesshope, C., Jin, H., Gaudiot, J.-L. (eds.) NPC 2007. LNCS, vol.\u00a04672, pp. 384\u2013393. Springer, Heidelberg (2007)"},{"key":"4_CR21","unstructured":"Beckmann, B.M., Wood, D.A.: Managing wire delay in large chip multiprocessor caches. Micro. 37 (December 2004)"},{"key":"4_CR22","unstructured":"Liu, C., Sivasubramaniam, A., Kandemir, M., Irwin, M.J.: Enhancing L2 organization for CMPs with a center cell. In: IPDPS 2006 (April 2006)"},{"key":"4_CR23","doi-asserted-by":"crossref","unstructured":"Guz, Z., Keidar, I., Kolodny, A., Weiser, U.C.: Utilizing shared data in chip multiprocessors with the Nahalal architecture. In: Proceedings of the 20th Annual ACM Symposium on Parallelism in Algorithms and Architectures (SPAA 2008), New York, NY, USA, pp. 1\u201310 (2008)","DOI":"10.1145\/1378533.1378535"},{"key":"4_CR24","unstructured":"Azimi, M., Cherukuri, N., Jayasimha, D.N., Kumar, A., Kundu, P., Park, S., Schoinas, I., Vaidya, A.S.: Integration challenges and trade-offs for tera-scale architectures. Intel. Technology Journal (August 2007)"},{"key":"4_CR25","unstructured":"Haff, G.: Niagara2: More Heft in the Weft. Sun Analyst Research Reports (August 2007)"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03644-6_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T12:16:26Z","timestamp":1558268186000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03644-6_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642036439","9783642036446"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03644-6_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}