{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:43:02Z","timestamp":1725536582920},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642036439"},{"type":"electronic","value":"9783642036446"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03644-6_5","type":"book-chapter","created":{"date-parts":[[2009,8,21]],"date-time":"2009-08-21T09:16:51Z","timestamp":1250846211000},"page":"54-66","source":"Crossref","is-referenced-by-count":1,"title":["A Performance Model for Run-Time Reconfigurable Hardware Accelerator"],"prefix":"10.1007","author":[{"given":"Gang","family":"Wang","sequence":"first","affiliation":[]},{"given":"Du","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jianliang","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Tianzhou","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Compton, K., Hauck, S.: Reconfigurable computing: a survey of systems and software. ACM Comput. Surv., P171\u2013P210 (2002)","key":"5_CR1","DOI":"10.1145\/508352.508353"},{"key":"5_CR2","volume-title":"IPDPS 2003: Proceedings of the 17th International Symposium on Parallel and Distributed Processing","author":"O.D. Fidanci","year":"2003","unstructured":"Fidanci, O.D., Poznanovic, D., Gaj, K., El-Ghazawi, T., Alexandridis, N.: Performance and Overhead in a Hybrid Reconfigurable Computer. In: IPDPS 2003: Proceedings of the 17th International Symposium on Parallel and Distributed Processing. IEEE, Los Alamitos (2003)"},{"doi-asserted-by":"crossref","unstructured":"Guo, Z., Najjar, W., Vahid, F., Vissers, K.: A quantitative analysis of the speedup factors of FPGAs over processors. In: FPGA 2004: Proceedings of the 2004 ACM\/SIGDA 12th international symposium on Field programmable gate arrays (2004)","key":"5_CR3","DOI":"10.1145\/968280.968304"},{"doi-asserted-by":"crossref","unstructured":"Carrillo, J.E., Chow, P.: The effect of reconfigurable units in superscalar processors. In: FPGA 2001: Proceedings of the 2001 ACM\/SIGDA ninth international symposium on Field programmable gate arrays (2001)","key":"5_CR4","DOI":"10.1145\/360276.360328"},{"doi-asserted-by":"crossref","unstructured":"Callahan, T.J., Hauser, J.R., Wawrzynek, J.: The Garp Architecture and C Compiler. Computer, P62\u2013P69 (2000)","key":"5_CR5","DOI":"10.1109\/2.839323"},{"doi-asserted-by":"crossref","unstructured":"Kelm, J.H., Lumetta, S.S.: HybridOS: runtime support for reconfigurable accelerators. In: FPGA 2008: Proceedings of the 16th international ACM\/SIGDA symposium on Field programmable gate arrays (2008)","key":"5_CR6","DOI":"10.1145\/1344671.1344703"},{"doi-asserted-by":"crossref","unstructured":"Shoa, A., Shirani, S.: Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey. J. VLSI Signal Process. Syst., P213\u2013P235 (2005)","key":"5_CR7","DOI":"10.1007\/s11265-005-4841-x"},{"key":"5_CR8","volume-title":"PARELEC 2006: Proceedings of the international symposium on Parallel Computing in Electrical Engineering","author":"S. Dydel","year":"2006","unstructured":"Dydel, S., Benedyczak, K., Bala, P.: Enabling Reconfigurable Hardware Accelerators for the Grid. In: PARELEC 2006: Proceedings of the international symposium on Parallel Computing in Electrical Engineering. IEEE, Los Alamitos (2006)"},{"doi-asserted-by":"crossref","unstructured":"Platzner, M.: Reconfigurable Accelerators for Combinatorial Problems. Computer, P58\u2013P60 (2000)","key":"5_CR9","DOI":"10.1109\/2.839322"},{"doi-asserted-by":"crossref","unstructured":"Mitra, A., Najjar, W., Bhuyan, L.: Compiling PCRE to FPGA for accelerating. In: SNORT IDS ANCS 2007: Proceedings of the 3rd ACM\/IEEE Symposium on Architecture for networking and communications systems (2007)","key":"5_CR10","DOI":"10.1145\/1323548.1323571"},{"doi-asserted-by":"crossref","unstructured":"Li, Z., Hauck, S.: Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentatio. In: FPGA 2002: Proceedings of the 2002 ACM\/SIGDA tenth international symposium on Field-programmable gate arrays (2002)","key":"5_CR11","DOI":"10.1145\/503048.503076"},{"doi-asserted-by":"crossref","unstructured":"Resano, J., Mozos, D., Catthoor, F.: A Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the Reconfiguration Overhead of Dynamically Reconfigurable Hardware. In: DATE 2005: Proceedings of the conference on Design, Automation and Test in Europe (2005)","key":"5_CR12","DOI":"10.1109\/DATE.2005.18"},{"doi-asserted-by":"crossref","unstructured":"Li, Z., Compton, K., Hauck, S.: Configuration Caching Management Techniques for Reconfigurable Computing. In: FCCM 2000: Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (2000)","key":"5_CR13","DOI":"10.1109\/FPGA.2000.903390"},{"key":"5_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"192","DOI":"10.1007\/3-540-44687-7_20","volume-title":"Field-Programmable Logic and Applications","author":"S. Sudhir","year":"2001","unstructured":"Sudhir, S., Nath, S., Goldstein, S.C.: Configuration Caching and Swapping. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, p. 192. Springer, Heidelberg (2001)"},{"doi-asserted-by":"crossref","unstructured":"Robertson, I., Irvine, J.: A design flow for partially reconfigurable hardware. Trans. on Embedded Computing Sys., P257\u2013P283 (2004)","key":"5_CR15","DOI":"10.1145\/993396.993399"},{"doi-asserted-by":"crossref","unstructured":"Mtibaa, A., Ouni, B., Abid, M.: An efficient list scheduling algorithm for time placement problem. Comput. Electr. Eng., P285\u2013P298 (2007)","key":"5_CR16","DOI":"10.1016\/j.compeleceng.2007.02.005"},{"key":"5_CR17","volume-title":"DAC 2004: Proceedings of the 41st annual conference on Design automation","author":"J. Resano","year":"2004","unstructured":"Resano, J., Mozos, D.: Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware. In: DAC 2004: Proceedings of the 41st annual conference on Design automation. IEEE, Los Alamitos (2004)"},{"doi-asserted-by":"crossref","unstructured":"McDonald, E.J.: Runtime FPGA Partial Reconfiguration. In: IEEE Aerospace Conference (2008)","key":"5_CR18","DOI":"10.1109\/AERO.2008.4526368"},{"unstructured":"Intel Corp., http:\/\/www.intel.com\/","key":"5_CR19"},{"unstructured":"Intel Corp. Intel QuickAssist Technology White Paper (2007)","key":"5_CR20"},{"unstructured":"http:\/\/www.intel.com\/technology\/platforms\/quickassist\/","key":"5_CR21"},{"unstructured":"Xilinx Solutions Guide for PCI Express","key":"5_CR22"},{"unstructured":"Xilinx Virtex-5 FPGA User Guide","key":"5_CR23"},{"unstructured":"Xilinx Virtex-5 FPGA Configuration User Guide","key":"5_CR24"},{"unstructured":"bzip2 source code, http:\/\/www.bzip.org\/","key":"5_CR25"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03644-6_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T03:36:31Z","timestamp":1558496191000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03644-6_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642036439","9783642036446"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03644-6_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}