{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:43:05Z","timestamp":1725536585681},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642036439"},{"type":"electronic","value":"9783642036446"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03644-6_8","type":"book-chapter","created":{"date-parts":[[2009,8,21]],"date-time":"2009-08-21T09:16:51Z","timestamp":1250846211000},"page":"95-109","source":"Crossref","is-referenced-by-count":1,"title":["The Design and Evaluation of a Selective Way Based Trace Cache"],"prefix":"10.1007","author":[{"given":"Deze","family":"Zeng","sequence":"first","affiliation":[]},{"given":"Minyi","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Song","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Mianxiong","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Hai","family":"Jin","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/ISCA.2008.23","volume-title":"ISCA 2008: Proceedings of the 35th International Symposium on Computer Architecture","author":"F. Tseng","year":"2008","unstructured":"Tseng, F., Patt, Y.N.: Achieving Out-of-Order Performance with Almost In-Order Complexity. In: ISCA 2008: Proceedings of the 35th International Symposium on Computer Architecture, pp. 3\u201312. IEEE Computer Society, Los Alamitos (2008)"},{"key":"8_CR2","unstructured":"Wilcox, K., Manne, S.: Alpha processors: A history of power issues and a look to the future Cool-Chips. Tutorial (1999)"},{"key":"8_CR3","doi-asserted-by":"publisher","first-page":"132","DOI":"10.1145\/279361.279377","volume":"26","author":"S. Manne","year":"1998","unstructured":"Manne, S., Klauser, A., Grunwald, D.: Pipeline gating: speculation control for energy reduction. ACM SIGARCH Comput. Archit. News\u00a026, 132\u2013141 (1998)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"8_CR4","first-page":"67","volume-title":"ICS 1993: Proceedings of the 7th international conference on Supercomputing","author":"T. Yeh","year":"1993","unstructured":"Yeh, T., Marr, D.T., Patt, Y.N.: Increasing the instruction fetch rate via multiple branch prediction and a branch address cache. In: ICS 1993: Proceedings of the 7th international conference on Supercomputing, pp. 67\u201376. ACM, New York (1993)"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Conte, T., Menezes, K., Mills, P., Patel, B.: Optimization of instruction fetch mechanisms for high issue rates. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 333\u2013344 (1995)","DOI":"10.1145\/223982.224444"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Rotenberg, E., Bennett, S., Smith, J.: Trace cache: a low latency approach to high bandwidth instruction fetching. In: Proceedings of the 29th annual ACM\/IEEE international symposium on Microarchitecture, pp. 24\u201335 (1996)","DOI":"10.1109\/MICRO.1996.566447"},{"key":"8_CR7","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1145\/1077603.1077615","volume-title":"ISLPED 2005. Proceedings of the 2005 International Symposium on Low Power Electronics and Design","author":"D. Chaver","year":"2005","unstructured":"Chaver, D., Rojas, M., Pinuel, L., Prieto, M., Tirado, F., Huang, M.: Energy-aware fetch mechanism: trace cache and BTB customization. In: ISLPED 2005. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, pp. 42\u201347. IEEE, Los Alamitos (2005)"},{"key":"8_CR8","doi-asserted-by":"publisher","first-page":"450","DOI":"10.1145\/1187976.1187980","volume":"3","author":"M. Co","year":"2006","unstructured":"Co, M., Weikle, D., Skadron, K.: Evaluating trace cache energy efficiency. ACM Transactions on Architecture and Code Optimization (TACO)\u00a03, 450\u2013476 (2006)","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"8_CR9","doi-asserted-by":"publisher","first-page":"334","DOI":"10.1049\/iet-cdt:20060170","volume":"1","author":"J. Hu","year":"2007","unstructured":"Hu, J., Vijaykrishnan, N., Irwin, M., Kandemir, M.: Optimising power efficiency in trace cache fetch unit. Computers and Digital Techniques, IET\u00a01, 334\u2013348 (2007)","journal-title":"Computers and Digital Techniques, IET"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Kim, C., Hwang, I., Chae, C., Choi, D., Jung, T., Chung, S.: Energy-Effective Instruction Fetch Unit for Embedded Processors. In: 5th IEEE Consumer Communications and Networking Conference, 2008. CCNC 2008, pp. 734\u2013735 (2008)","DOI":"10.1109\/ccnc08.2007.168"},{"key":"8_CR11","first-page":"1","volume":"5","author":"G. Hinton","year":"2001","unstructured":"Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., Roussel, P.: The microarchitecture of the Pentium 4 processor. Intel Technology Journal\u00a05, 1\u201313 (2001)","journal-title":"Intel Technology Journal"},{"key":"8_CR12","unstructured":"Albonesi, D.: Selective cache ways: On-demand cache resource allocation. In: Proceedings. 32nd Annual International Symposium on Microarchitecture, 1999. MICRO-32, pp. 248\u2013259 (1999)"},{"key":"8_CR13","first-page":"273","volume-title":"Proceedings of the 1999 international symposium on Low power electronics and design","author":"K. Inoue","year":"1999","unstructured":"Inoue, K., Ishihara, T., Murakami, K.: Way-predicting set-ssociative cache for high performance and low energy consumption. In: Proceedings of the 1999 international symposium on Low power electronics and design, pp. 273\u2013275. ACM, New York (1999)"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Powell, M., Agarwal, A., Vijaykumar, T., Falsafi, B., Roy, K.: Reducing set-associative cache energy via way-prediction and selective direct-mapping. In: Proceedings of the 34th annual ACM\/IEEE international symposium on Microarchitecture, pp. 54\u201365 (2001)","DOI":"10.1109\/MICRO.2001.991105"},{"key":"8_CR15","unstructured":"Kosyakovsky, O., Mendelson, A., Kolodny, A.: The Use of Profile-based Trace Classification for Improving the Power and Performance of Trace Cache Systems. In: 4th Workshop on Feedback-Directed and Dynamic Optimization (2001)"},{"key":"8_CR16","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1145\/1189736.1189739","volume":"25","author":"M. Behar","year":"2007","unstructured":"Behar, M., Mendelson, A., Kolodny, A.: Trace cache sampling filter. ACM Trans. Comput. Syst.\u00a025, 3 (2007)","journal-title":"ACM Trans. Comput. Syst."},{"key":"8_CR17","unstructured":"Hu, J., Irwin, M., Vijaykrishnan, N., Kandemir, M.: Selective Trace Cache: A Low Power and High Performance Fetch Mechanism. Pennsylvania State University, Dept. of Computer Science and Engineering, College of Engineering (2002)"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Hu, J., Vijaykrishnan, N., Irwin, M., Kandemir, M.: Using dynamic branch behavior for power-efficient instruction fetch. In: IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings, pp. 127\u2013132 (2003)","DOI":"10.1109\/ISVLSI.2003.1183363"},{"key":"8_CR19","doi-asserted-by":"publisher","first-page":"587","DOI":"10.1109\/ICCIT.2008.148","volume-title":"ICCIT 2008: Proceedings of the 2008 Third International Conference on Convergence and Hybrid Information Technology","author":"H.B. Jang","year":"2008","unstructured":"Jang, H.B., Choi, L., Chung, S.W.: A Trace Cache with DVFS Techniques for a Low Power Microprocessor. In: ICCIT 2008: Proceedings of the 2008 Third International Conference on Convergence and Hybrid Information Technology, pp. 587\u2013592. IEEE Computer Society, Los Alamitos (2008)"},{"key":"8_CR20","first-page":"129","volume-title":"Computer Architecture: A Quantitative Approach","author":"J. Hennessy","year":"2003","unstructured":"Hennessy, J., Patterson, D., Goldberg, D., Asanovic, K.: Computer Architecture: A Quantitative Approach, 4th edn., p. 129. Morgan Kaufmann, San Francisco (2003)","edition":"4"},{"key":"8_CR21","unstructured":"Burger, D., Austin, T.: The SimpleScalar Tool Set, Version 2.0"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"Yeh, T., Patt, Y.: Alternative implementations of two-level adaptive branch prediction. In: International Symposium on Computer Architecture, pp. 451\u2013461 (1998)","DOI":"10.1145\/285930.286004"},{"key":"8_CR23","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a framework for architectural-level power analysis and optimizations. In: Proceedings of the 27th annual international symposium on Computer architecture, pp. 83\u201394 (2000)","DOI":"10.1145\/339647.339657"},{"key":"8_CR24","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/L-CA.2002.8","volume":"1","author":"A. KleinOsowski","year":"2002","unstructured":"KleinOsowski, A., Lilja, D.: MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research. Computer Architecture Letters\u00a01, 10\u201313 (2002)","journal-title":"Computer Architecture Letters"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03644-6_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,9]],"date-time":"2019-03-09T13:26:54Z","timestamp":1552138014000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03644-6_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642036439","9783642036446"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03644-6_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}