{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T05:16:54Z","timestamp":1743139014429,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642038686"},{"type":"electronic","value":"9783642038693"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-03869-3_15","type":"book-chapter","created":{"date-parts":[[2009,8,22]],"date-time":"2009-08-22T04:04:48Z","timestamp":1250913888000},"page":"122-134","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Hybrid Techniques for Fast Multicore Simulation"],"prefix":"10.1007","author":[{"given":"Manu","family":"Shantharam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Padma","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut","family":"Kandemir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"15_CR1","unstructured":"From a few cores to many: A tera-scale computing research overview. Technical report, Intel"},{"key":"15_CR2","unstructured":"Teraflops research chip, http:\/\/techresearch.intel.com\/articles\/Tera-Scale\/1449.htm"},{"issue":"2","key":"15_CR3","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: Simplescalar: An infrastructure for computer system modeling. Computer\u00a035(2), 59\u201367 (2002)","journal-title":"Computer"},{"issue":"1","key":"15_CR4","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1145\/885651.781076","volume":"31","author":"E. Perelman","year":"2003","unstructured":"Perelman, E., et al.: Using simpoint for accurate and efficient simulation. SIGMETRICS Perform. Eval. Rev.\u00a031(1), 318\u2013319 (2003)","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"15_CR5","unstructured":"Renau, J., et al.: SESC simulator (January 2005), http:\/\/sesc.sourceforge.net"},{"key":"15_CR6","unstructured":"Lauterbach, et al.: Ultrasparc-iii: a 3rd generation 64 b sparc microprocessor. In: ISSCC 2000. IEEE International on Solid-State Circuits Conference, 2000. Digest of Technical Papers., pp. 410\u2013411 (2000)"},{"issue":"4","key":"15_CR7","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/88.473612","volume":"3","author":"M. Rosenblum","year":"1995","unstructured":"Rosenblum, M., et al.: Complete computer system simulation: the simos approach. IEEE Parallel and Distributed Technology: Systems and Applications\u00a03(4), 34\u201343 (Winter 1995)","journal-title":"IEEE Parallel and Distributed Technology: Systems and Applications"},{"issue":"2","key":"15_CR8","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1145\/342001.339656","volume":"28","author":"M. Oskin","year":"2000","unstructured":"Oskin, M., et al.: Hls: combining statistical and symbolic simulation to guide microprocessor designs. SIGARCH Comput. Archit. News\u00a028(2), 71\u201382 (2000)","journal-title":"SIGARCH Comput. Archit. News"},{"issue":"4","key":"15_CR9","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"M.M.K. Martin","year":"2005","unstructured":"Martin, M.M.K., et al.: Multifacet\u2019s general execution-driven multiprocessor simulator (gems) toolset. SIGARCH Comput. Archit. News\u00a033(4), 92\u201399 (2005)","journal-title":"SIGARCH Comput. Archit. News"},{"issue":"2","key":"15_CR10","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"P.S. Magnusson","year":"2002","unstructured":"Magnusson, P.S., et al.: Simics: A full system simulation platform. Computer\u00a035(2), 50\u201358 (2002)","journal-title":"Computer"},{"issue":"2","key":"15_CR11","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1145\/871656.859629","volume":"31","author":"R.E. Wunderlich","year":"2003","unstructured":"Wunderlich, R.E., et al.: Smarts: accelerating microarchitecture simulation via rigorous statistical sampling. SIGARCH Comput. Archit. News\u00a031(2), 84\u201397 (2003)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Woo, S.C., et al.: The splash-2 programs: characterization and methodological considerations. In: ISCA 1995: Proceedings of the 22nd annual international symposium on Computer architecture, pp. 24\u201336 (1995)","DOI":"10.1145\/223982.223990"},{"issue":"4","key":"15_CR13","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MM.2006.79","volume":"26","author":"T.F. Wenisch","year":"2006","unstructured":"Wenisch, T.F., et al.: Simflex: Statistical sampling of computer system simulation. IEEE Micro.\u00a026(4), 18\u201331 (2006)","journal-title":"IEEE Micro."},{"key":"15_CR14","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1145\/605397.605403","volume-title":"ASPLOS-X: Proceedings of the 10th international conference on Architectural support for programming languages and operating systems","author":"T. Sherwood","year":"2002","unstructured":"Sherwood, T., et al.: Automatically characterizing large scale program behavior. In: ASPLOS-X: Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, pp. 45\u201357. ACM, New York (2002)"},{"key":"15_CR15","unstructured":"Heath, M.T.: Scientific computing: An introductory survey (2002)"},{"key":"15_CR16","first-page":"185","volume-title":"MASCOTS 1998: Proceedings of the 6th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems","author":"J. Huang","year":"1998","unstructured":"Huang, J., Lilja, D.: An efficient strategy for developing a simulator for a novel concurrent multithreaded processor architecture. In: MASCOTS 1998: Proceedings of the 6th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, Washington, DC, USA, p. 185. IEEE Computer Society, Los Alamitos (1998)"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Kahle, J.: The cell processor architecture. In: MICRO 38: Proceedings of the 38th annual IEEE\/ACM International Symposium on Microarchitecture, p. 3 (2005)","DOI":"10.1109\/MICRO.2005.33"},{"key":"15_CR18","unstructured":"NASA. Nas benchmark suite, http:\/\/www.nas.nasa.gov\/Resources\/Software\/npb.html"},{"issue":"5","key":"15_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/271014.271015","volume":"25","author":"V.S. Pai","year":"1997","unstructured":"Pai, V.S., Ranganathan, P., Adve, S.V.: Rsim: Rice simulator for ilp multiprocessors. SIGARCH Comput. Archit. News\u00a025(5), 1 (1997)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"15_CR20","unstructured":"Intel Core\u00a0Duo processor Frequently Asked\u00a0Questions, http:\/\/www.intel.com\/support\/processors\/mobile\/coreduo\/sb\/CS-022131.htm"},{"key":"15_CR21","unstructured":"UltraSPARC T1\u00a0Niagara Specifications, http:\/\/www.sun.com\/processors\/UltraSPARC-T1\/specs.xml"},{"key":"15_CR22","first-page":"107","volume-title":"SBAC-PAD 2006: Proceedings of the 18th International Symposium on Computer Architecture and High Performance Computing","author":"R. Srinivasan","year":"2006","unstructured":"Srinivasan, R., Cook, J., Lubeck, O.: Ultra-fast cpu performance prediction: Extending the monte carlo approach. In: SBAC-PAD 2006: Proceedings of the 18th International Symposium on Computer Architecture and High Performance Computing, Washington, DC, USA, pp. 107\u2013116. IEEE Computer Society, Los Alamitos (2006)"},{"issue":"5","key":"15_CR23","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1145\/1127577.1127592","volume":"33","author":"R. Srinivasan","year":"2005","unstructured":"Srinivasan, R., Lubeck, O.: Montesim: a monte carlo performance model for in-order microachitectures. SIGARCH Comput. Archit. News\u00a033(5), 75\u201380 (2005)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"15_CR24","unstructured":"Yourst, M.T.: Ptlsim: A cycle accurate full system x86-64 microarchitectural simulator. In: IEEE International Symposium on Performance Analysis of Systems Software, 2007. ISPASS 2007, April 2007, pp. 23\u201334 (2007)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2009 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-03869-3_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T20:33:30Z","timestamp":1739306010000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-03869-3_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642038686","9783642038693"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-03869-3_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}